HY57V561620CT-H - 4 Banks x 4M x 16Bit Synchronous DRAM - Hynix Semiconductor
The HY57V561620C(L)T(P) Series is a 268,435,456bit CMOS Synchronous DRAM, ideally suited for the main memory applications
which require large memory density and high bandwidth. HY57V561620C(L)T(P) Series is organized as 4banks of 4,194,304x16.
HY57V561620C(L)T(P) Series is offering fully synchronous operation referenced to a positive edge of the clock. All inputs and outputs
are synchronized with the rising edge of the clock input. The data paths are internally pipelined to achieve very high bandwidth. All input
and output voltage levels are compatible with LVTTL.
Programmable options include the length of pipeline (Read latency of 2 or 3), the number of consecutive read or write cycles initiated by
a single control command (Burst length of 1,2,4,8 or full page), and the burst count sequence(sequential or interleave). A burst of read or
write cycles in progress can be terminated by a burst terminate command or can be interrupted and replaced by a new burst read or
write command on any cycle. (This pipelined design is not restricted by a `2N` rule.)
**注意 & Noted:
Because of wholesale price is different from sample price, our website cannot state. Please contact us online. As well as welcome you call us : 0755-83957301.We will offer a right price; Sometimes manufacturer's price is unstable, so we don't adjust price in time. if you feel price is a little high for you, just feel free to contact us for consultation. Thank you for your support !
由于批量与样品的价格不同,网上无法统一注明,请您把采购型号通过邮件或客服QQ2850151584发给我们,也可致电明佳达国内销售部:0755-83957301,由客服人员为您报价;有时元件厂商价格稍许变动,本公司未能及时调整,如您觉得售价偏高,请与我们说明并适当议价;感谢支持!