

CBM2096

USB 2.0 Flash Disk Controller

Datasheet

Rev 1.0

Shenzhen Chipsbank Technologies Co.,Ltd.

7/F, Building No.12, Keji Central Road 2,
Software Park, High-Tech Industrial Park, Shenzhen,
P.R.China 518057

Tel: 0755-86169650-808

Fax: 0755-86169690

Email: info@chipsbank.com

URL: <http://www.chipsbank.com>

Contained herein

Copyright by Shenzhen Chipsbank Technologies Co.,Ltd. all rights reserved.

Revision History

Date	Rev No	Description
2011-02-24	1.0	Initial release

Contents

1	DESCRIPTION	4
2	FEATURES	4
3	BLOCK DIAGRAM	6
4	PIN ASSIGNMENT	7
4.1	TQFP48 (TOP SIDE).....	7
5	PIN DESCRIPTION	8
6	ELECTRICAL CHARACTERISTICS	11
6.1	ABSOLUTE MAXIMUM RATINGS.....	11
6.2	RECOMMENDED OPERATING CONDITIONS.....	11
6.3	STATIC CHARACTERISTICS.....	12
6.4	DYNAMIC CHARACTERISTICS.....	12
6.4.1	Normal NAND FLASH Dynamic characteristics.....	12
6.4.2	ONFI NAND FLASH Dynamic characteristics.....	14
6.4.3	TOGGLE NAND FLASH Dynamic characteristics.....	19
7	MECHANICAL DIMENSIONS	24
7.1	48-PIN CBM2096 PACKAGE OUTLINE DIMENSION.....	24
8	COPYRIGHT NOTICE	25

1 Description

Fastest & Securest USB 2.0 Flash Disk Controller with dedicated 32-bit microprocessor

The CBM2096 is the USB 2.0 Flash Disk controller with the fastest transfer speed on the market. CBM2096 can reach theoretical flash access speed limit of over 32MByte/s for read and 20MByte/s for write.

The on-the-fly ECC engine is capable of correcting up to 16/25/29/30bits per 1024 bytes page . For data security, CBM2096 is designed with both hardware and software data protection technology to prevent data corruption even if it is powered off or unplugged during data transfer.

The CBM2096 supports all 8 /16 bit BUS wide async NAND flash memory available in the market. New flash can be supported by software re-configuration.

The CBM2096 supports all 8 bit BUS wide ONFI/TOGGLE NAND flash memory available in the market. New flash can be supported by software re-configuration.

The CBM2096 has both a) 5V to 3.3V LDO and b) power on reset circuits integrated. Thus greatly reduced BOM cost and eased layout burden.

The CBM2096 can work properly with **no external crystal**. It was popularly used for UDP products.

The CBM2096 runs smoothly with all available hosts and PC platforms. Complied with USB specification rev. 2.0, the CBM2096 can be supported without additional driver under Win XP, Win 2000, Windows Me, Mac OS and Linux OS. With device driver installed, it can support Win 98/98SE as well. Comprehensive applications, such as PC boot up, disk partitions, password check for security disk, are available as part of our standard mass production software package.

The CBM2096 is available in 48-pin TQFP and 64-pin LQFP package, which are thinnest and smallest on the market. The 48-pin CBM2096 and the 64-pin CBM2096 all support up to 8 flash chips. Customers can choose different packages to meet their design requirement.

2 Features

■ **USB Interface**

High-speed USB 2.0 interface;

■ **Fastest data transfer rate on the market**

Single-channel mode(16bit): 32MB/s for Read, 20MB/s for Write

Single-channel mode(8bit): 26MB/s for Read, 20MB/s for Write

Fastest file copy rate on the market.

■ **On-the-fly ECC built-in Hardware enhances reliability**

ECC for NAND flash: 16/25/29/30 bit per page (1 page = 1024 bytes)

■ **Special wear leveling algorithm to improve the flash life-time**

■ **Hardware & Software Data Protection Technology**

Prevent data corruption even if it is powered off or unplugged during data transfer.

- **SLC & MLC & TLC NAND Flash Interface**

- Support 8-bit and 16-bit Samsung SLC&MLC&TLC NAND flash.
- Support 8-bit and 16-bit Toshiba SLC&MLC&TLC NAND flash.
- Support 8-bit and 16-bit Hynix SLC&MLC&TLC NAND flash.
- Support 8-bit and 16-bit Sandisk SLC&MLC&TLC NAND flash.
- Support 8-bit and 16-bit Micron/Intel SLC&MLC&TLC NAND flash.
- Support 8-bit and 16-bit ST/Numony SLC&MLC NAND flash.
- Support 8-bit and 16-bit Infineon SLC&MLC NAND flash.
- Support PowerChip SLC&MLC Nand flash
- Support Spansion 3.3V MirrorBit-Quad flash
- Support Actrans Nand Flash
- Support ONFI2.0 DDR mode flash
- Support Samsung Toggle mode flash
- Software configuration to support various new flash memories
- Supports up to 8 flash chips

- **Proprietary 32-bit CISC microprocessor feature**

- Proprietary 32-bit CISC processor for USB protocol processing and flash access.
- Single cycle instruction period

- **Integrated 5v to 3.3v voltage regulator**

- **Disk partitions and password check for security disk available**

- **PC boot up as USB Zip Disk, USB Hard Disk or USB CDROM**

- **Auto run function**

- **Low power dissipation**

- Operating current 60mA (Bus power compatible)

- **Build-in LDO**

- Output maximum current up to 300mA

- **Build-in crystal**


- **Leading 0.16um CMOS technology**

- **48-pin TQFP /64-pin LQFP package**

- 48-pin CBM2096 supports up to 8 Flash Chips


Windows, Mac and Linux compatible

3 Block Diagram



4 Pin Assignment

4.1 TQFP48 (Top Side)



5 Pin Description

Brief CBM2096 pin functions are shown in the following tables.

- I:** Input signal
O: Output signal
I/O: Bi-direction signal
PWR: Power signal
GND: Ground signal
PU: pull up
PD: pull down

CBM2096 TQFP48 Pin Description

TQFP48 Pin No.	Pin Name	Type	Description
1	VDD50	PWR	Regulator 5V Power Input
2	VDD33	PWR	Regulator 3.3V Power OUT
3	VDD18	PWR	Regulator 1.8V Out
4	VPP	PWR	CORE 1.8V in
5	REXT	I	Connect External Resister for current reference
6	VDD33	PWR	Padring 3.3V Power
7	DP	I/O	USB Data D+
8	DM	I/O	USB Data D-
9	VSS	GND	Padring 3.3V / Logic 1.8V Ground
10	XI	I	Connect External Capacitor
11	XO	O	Connect External Capacitor
12	VSSU	GND	Analog 1.8V Ground
13	VDDU	PWR	Analog 1.8V Power
14	TEST_MODE	I PD	Test Mode Enable Pin When high , test mode When low , normal mode
15	FDATA0_15 GPIO15	I/O PU	Group 0 Flash Data Bus - bit 15 General I/O port 15

			When select spi mode ,as spi chip select . (configure as GPIO and clear pin_64(detail in spi_ctl[13] .when select master mode , configure output , otherwise, configure as input.)
16	FDATA0_14 GPIO14	I/O PU	Group 0 Flash Data Bus - bit 14 General I/O port 14 When select spi mode, as clock out support ligh-tun sensor (configure as GPIO and clear pin_64(detail in spi_ctl[13] .when select ligh-tun mode , configure output).
17	VSS	GND	Padring 3.3V / Logic 1.8V Ground
18	FDATA0_13 GPIO13	I/O PU	Group 0 Flash Data Bus - bit 13 General I/O port 13
19	FDATA0_12 GPIO12	I/O PU	Group 0 Flash Data Bus - bit 12 General I/O port 12
20	FDATA0_11 GPIO11	I/O PU	Group 0 Flash Data Bus - bit 11 General I/O port 11
21	FDATA0_10 GPIO10	I/O PU	Group 0 Flash Data Bus - bit 10 General I/O port 10
22	FDATA0_9 GPIO9	I/O PU	Group 0 Flash Data Bus - bit 9 General I/O port 9
23	FDATA0_8 GPIO8	I/O PU	Group 0 Flash Data Bus - bit 8 General I/O port 8
24	X_LED	I/O	When TEST_MODE =1, as scan clock input. When TEST_MODE =0, as LED Indication
25	FWRN	O	Group Flash Write Enable (active low)
26	FALE	O	Group Flash Address Latch Enable
27	WP	I	Write Protect Switch Input
28	FCLE	O	Group Flash Command Latch Enable
29	VDD33	PWR	Padring 3.3V Power
30	DQS	I/O PD	DQS, only for onfi/toggle nand flash
31	FCEN0	O	Flash Chip Enable - Chip 0 (active low)
32	FRDN	O	Group Flash Read Enable (active low)
33	FRB1 /INTR	I	Group Flash Ready_Busy 1, when select flash_rb1 mode, as Group Flash Ready_Busy1 signal input(detail in soft_flag [25]). 2, when select intr mode, as external interrupt input signal(detail in soft_flag [25]).
34	/SCK(I2c) FCEN3	O	1, When select test-mode, as scan-chain output 2, When select i2c , as sck 3, When select chip select2/3 mode, as CE3 output
35	FCEN2	I/O PU	1, When select test_mode, As scan-chain input 2, when select chip select2/3 mode, as CE2 output .(active when disable test_mode)

36	X_CLK_OUT /FCEN1	I/O PU	1, When select clock input mode (1), X_CLK_OFF=1, as external input test clock. 2, When select chip select1 mode or spi master mode, as output. (only active when X_CLK_OFF =0 or de-select spi slave mode) (1), select chip select1 mode (detail in soft_flag [28]/[25]), as CE1 output (2), otherwise, as normal clock_out ,which defined at config_r[20].
37	FRB0	I	Group Flash Ready_Busy0
38	FDATA0_0 GPIO0	I/O PU	Group 0 Flash Data Bus - bit 0 General I/O port 0
39	FDATA0_1 GPIO1	I/O PU	Group 0 Flash Data Bus - bit 1 General I/O port 1
40	FDATA0_2 GPIO2	I/O PU	Group 0 Flash Data Bus - bit 2 General I/O port 2
41	FDATA0_3 GPIO3	I/O PU	Group 0 Flash Data Bus - bit 3 General I/O port 3
42	FDATA0_4 GPIO4	I/O PU	Group 0 Flash Data Bus - bit 4 General I/O port 4
43	FDATA0_5 GPIO5	I/O PU	Group 0 Flash Data Bus - bit 5 General I/O port 5
44	FDATA0_6 GPIO6	I/O PU	Group 0 Flash Data Bus - bit 6 General I/O port 6
45	FDATA0_7 GPIO7	I/O PU	Group 0 Flash Data Bus - bit 7 General I/O port 7
46	TOGGLE_SEL	I PU	Toggle nand flash select (active low)
47	RESET	I	Reset Sign (active low)
48	VSS33A	GND	Analog 3.3V Ground

6 Electrical Characteristics

6.1 Absolute maximum ratings

In accordance with the Absolute Maximum Rating System (IEC 60134).

symbol	parameter	conditions		min	max	unit
VDD33	analog supply voltage			-0.5	5.5	v
VDD18	digital supply voltage			-0.5	4.5	v
VDD50	input voltage			-0.5	5.5	v
Vesd	electrostatic discharge voltage[1]	ILI < 1 A	DP, DM and GND pins	-4000	+4000	v
			other pins	-2000	+2000	
Tstg	storage temperature			-40	+125	°C

[1] Equivalent to discharging a 100 pF capacitor via a 1.5 k resistor (Human Body Model).

6.2 Recommended operating conditions

symbol	Parameter	conditions	min	Typ	max	Unit
VDD33	analog supply voltage		3.0	3.3	3.6	V
VDD18	digital supply voltage		1.62	1.8	1.98	V
VDD50	input voltage		4.5	5	5.5	V
VI(AI/O)	input voltage on analog I/O pins DP DM	Low/Full speed	0	3.3	3.6	V
		High speed	0	400	-	mV
Tamb	ambient temperature		0	-	+70	°C

6.3 Static characteristics

All parameters are measured at VCCA = VCCD = 3.0 to 3.6 V; VAGND = VDGND = 0 V;
 Tamb = -40 to 85 °C;

symbol	Parameter	Conditions	min	Typ	max	Unit
ICC	operating supply current	Full-speed transmitting and receiving;	-	29.5	-	mA
		high-speed transmitting and receiving	-	60		
ICC(susp)	suspend supply current	in suspend mode	-	4		mA


6.4 Dynamic characteristics

6.4.1 Normal NAND FLASH Dynamic characteristics


All parameters are measured at VCCA = VCCD = 3.0 to 3.6 V; VAGND = VDGND = 0 V;
 Tamb = -40 to 85 °C ;

symbol	Parameter	conditions	min	Typ	max	Unit
Ts(FDATA*)	FDATA* setup time relative to rising FWRN* edge	Configured by firmware	8	33	75	ns
Th(FDATA*)	FDATA* hold time relative to falling FWRN* edge	Configured by firmware	8	33	75	ns
Ts (FCLE*)	FCLE* setup time relative to falling FWRN* edge	Configured by firmware	8	16	25	ns
Th (FCLE*)	FCLE* hold time relative to rising FWRN* edge	Configured by firmware	10	16	75	ns
Ts (FALE*)	FALE* setup time relative to falling FWRN* edge	Configured by firmware	8	16	25	ns
Th (FALE*)	FALE* hold time relative to rising FWRN* edge	Configured by firmware	10	16	75	ns
Ts (FCEN*)	FCEN* setup time relative to falling FWRN* edge	Configured by firmware	-	99		ns
Tpw (FWRN*)	FWRN* Pulse Width	Configured by firmware	8	33	75	ns
Thh (FWRN*)	FWRN* high hold time	Configured by firmware	8	33	75	ns
Ta(FDATA*)	FDATA* access time relative to falling FRDN* edge		-5	0	5	ns
Tpw (FRDN*)	FWRN* Pulse Width	Configured by firmware	8	33	75	ns
Thh (FRDN*)	FWRN* high hold time	Configured by firmware	8	33	75	ns

Timing diagram for Writing of Data



Timing diagram for Reading of Data




6.4.2 ONFI NAND FLASH Dynamic characteristics

CBM2096 only support Mode0/Mode1/Mode2.


Parameter	Symbol	Mode 0		Mode 1		Mode 2		Mode 3		Mode 4		Unit	Notes
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Clock Period		50		30		20		15		12		ns	-
Frequency		≈20		≈33		≈50		≈67		≈83		MHz	-
Access window of DQ[7:0] from CLK	t_{AC}	-	20	-	20	-	20	-	20	-	20	ns	-
ALE to data loading time	t_{ADL}	100	-	100	-	70	-	70	-	70	-	ns	-
Cmd, Addr, Data delay	t_{CAD}	25	-	25	-	25	-	25	-	25	-	ns	1
ALE, CLE, W/R# hold	t_{CALH}	10	-	5	-	4	-	3	-	2.5	-	ns	-
ALE, CLE, W/R# setup	t_{CALS}	10	-	5	-	4	-	3	-	2.5	-	ns	-
DQ hold - Cmd, Addr	t_{CAH}	10	-	5	-	4	-	3	-	2.5	-	ns	-
DQ setup - Cmd, Addr	t_{CAS}	10	-	5	-	4	-	3	-	2.5	-	ns	-
Change column setup to data in/out or next command	t_{CCS}	200	-	200	-	200	-	200	-	200	-	ns	2
CE# hold	t_{CH}	10	-	5	-	4	-	3	-	2.5	2	ns	-
Average CLK cycle time	$t_{CK} (avg)$	50	100	30	50	20	30	15	20	12	15	ns	3
Absolute CLK cycle time, from rising edge to rising edge	$t_{CK} (abs)$	$t_{CK}(abs) MIN = t_{CK}(avg) + t_{JIT}(per) MIN$ $t_{CK}(abs) MAX = t_{CK} (avg) + t_{JIT}(per) MAX$										ns	-
CLK cycle HIGH	$t_{CKH} (abs)$	0.43	0.57	0.43	0.57	0.43	0.57	0.43	0.57	0.43	0.57	t_{CK}	4
CLK cycle LOW	$t_{CKL} (abs)$	0.43	0.57	0.43	0.57	0.43	0.57	0.43	0.57	0.43	0.57	t_{CK}	4
Data output end to W/R# HIGH	t_{CKWR}	$t_{CKWR}(MIN) = RoundUp[t_{DQSCK}(MAX) + t_{CK}] / t_{CK}$										t_{CK}	-
CE# setup	t_{CS}	35	-	25	-	15	-	15	-	15	-	ns	-
Data In hold	t_{DH}	5	-	2.5	-	1.7	-	1.3	-	1.1	-	ns	-
Access window of DQS from CLK	t_{DQSCK}	-	20	-	20	-	20	-	20	-	20	ns	-
DQS, DQ[7:0] Driven by NAND	t_{DQSD}	0	20	0	20	0	20	0	20	0	20	ns	-
DQS, DQ[7:0] to tri-state	t_{DQSHZ}	-	20	-	20	-	20	-	20	-	20	ns	5
DQS input high pulse width	t_{DQSH}	0.4	0.6	0.4	0.6	0.4	0.6	0.4	0.6	0.4	0.6	t_{CK}	-
DQS input low pulse width	t_{DQSL}	0.4	0.6	0.4	0.6	0.4	0.6	0.4	0.6	0.4	0.6	t_{CK}	-
DQS-DQ skew	t_{DQSQ}	-	5	-	2.5	-	1.7	-	1.3	-	1.1	ns	-
Data input	t_{DQSS}	0.75	1.25	0.75	1.25	0.75	1.25	0.75	1.25	0.75	1.25	t_{CK}	-
Data In setup	t_{DS}	5	-	3	-	2	-	1.5	-	1.1	-	ns	-

Parameter	Symbol	Mode 0		Mode 1		Mode 2		Mode 3		Mode 4		Unit	Notes
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
DQS falling edge from CLK rising - hold	t_{DSH}	0.2	-	0.2	-	0.2	-	0.2	-	0.2	-	t_{CK}	-
DQS falling to CLK rising - setup	t_{DSS}	0.2	-	0.2	-	0.2	-	0.2	-	0.2	-	t_{CK}	-
Data Valid Window	t_{DVW}	$t_{DVW} = t_{OH} - t_{DQSQ}$										ns	-
Half Clock Period	t_{HP}	$t_{HP} = \text{Min}(t_{CKH}, t_{CKL})$										ns	-
The deviation of a given $t_{CK}(\text{abs})$ from $t_{CK}(\text{avg})$	$t_{JIT}(\text{per})$	-0.7	0.7	-0.7	0.7	-0.7	0.7	-0.6	0.6	-0.6	0.6	ns	-
DQ-DQS hold, DQS to first DQ to go non-valid, per access	t_{QH}	$t_{QH} = t_{HP} - t_{QHS}$										ns	-
Data Hold Skew Factor	t_{QHS}	-	6	-	3	-	2	-	1.5	-	1.2	ns	-
Data output to command, address, or data input	t_{RHW}	100	-	100	-	100	-	100	-	100	-	ns	-
Ready to data output	t_{RR}	20	-	20	-	20	-	20	-	20	-	ns	-
Device reset time (Read/Program/Erase)	t_{RST}	-	5/10/500	-	5/10/500	-	5/10/500	-	5/10/500	-	5/10/500	μs	6
CLK high to R/B# low	t_{WB}	-	100	-	100	-	100	-	100	-	100	ns	-
Command cycle to data output	t_{WHR}	80	-	60	-	60	-	60	-	60	-	ns	-
DQS write preamble	t_{WPRE}	1.5	-	1.5	-	1.5	-	1.5	-	1.5	-	t_{CK}	-
DQS write postamble	t_{WPST}	1.5	-	1.5	-	1.5	-	1.5	-	1.5	-	t_{CK}	-
W/R# LOW to data output cycle	t_{WRCK}	20	-	20	-	20	-	20	-	20	-	ns	-
WP# transition to command cycle	t_{WW}	100	-	100	-	100	-	100	-	100	-	ns	-


- Notes:
1. Delay is from start of command to next command, address, or data cycle; start of address to next command, address, or data cycle; and end of data to start of next command, address, or data cycle.
 2. This value is specified in the parameter page.
 3. $t_{CK}(\text{avg})$ is the average clock period over any consecutive 200-cycle window.
 4. $t_{CKH}(\text{abs})$ and $t_{CKL}(\text{abs})$ include static offset and duty cycle jitter.
 5. t_{DQSHZ} begins when W/R# is latched HIGH by CLK. This parameter is not referenced to a specific voltage level; it specifies when the device outputs are no longer driving.
 6. If RESET (FFh) is issued when the target is idle, the target goes busy for a maximum of 5 μs .




Notes: 1. When CE# remains LOW, t_{CAD} begins at the rising edge of the clock from which the command cycle is latched for subsequent command, address, data input, or data output cycle(s).



- Notes: 1. When CE# remains LOW, t_{CAD} begins at the rising edge of the clock from which the command cycle is latched for subsequent command, address, data input, or data output cycle(s).



- Notes:
1. When CE# remains LOW, t_{CAD} begins at the first rising edge of the clock after t_{WPST} completes.
 2. t_{DSH} (MIN) generally occurs during t_{DQSS} (MIN).
 3. t_{DSS} (MIN) generally occurs during t_{DQSS} (MAX).




- Notes:
1. When CE# remains LOW, t_{CAD} begins at the rising edge of the clock after t_{CKWR} for subsequent command or data output cycle(s).
 2. See Figure 25 on page 33 for details of W/R# behavior.
 3. t_{AC} is the DQ output window relative to CLK and is the long-term component of DQ skew.
 4. For W/R# transitioning HIGH: DQ[7:0] and DQS go to tri-state.
 5. For W/R# transitioning LOW: DQ[7:0] drives current state and DQS goes LOW.
 6. After final data output, DQ[7:0] is driven until W/R# goes HIGH, but is not valid.

6.4.3 TOGGLE NAND FLASH Dynamic characteristics

CBM2096 only support 66Mbps/80Mbps.


Parameter	Symbol	66Mbps		80Mbps		133Mbps		Unit
		Min	Max	Min	Max	Min	Max	
CLE/ALE Setup Time	tcALS	15	-	15	-	15	-	ns
CLE/ALE Hold Time	tcALH	5	-	5	-	5	-	ns
DQS Setup Time for data input start	tcDQSS	100	-	100	-	100	-	ns
DQS Hold Time for data input finish	tcDQSH	100	-	100	-	100	-	ns
Command Write cycle to Address Write cycle Time for Random data input	tcWAW	300	-	300	-	300	-	ns
$\overline{\text{CE}}$ Setup Time	tcs	20	-	20	-	20	-	ns
$\overline{\text{CE}}$ Hold Time	tch	5	-	5	-	5	-	ns
Command/Address Setup Time	tcAS	5	-	5	-	5	-	ns
Command/Address Hold Time	tcaH	5	-	5	-	5	-	ns
Data Setup Time	tds	4	-	3.3	-	2.0	-	ns
Data Hold Time	tdH	3.6	-	3	-	1.8	-	ns
Write Cycle Time	tWC	25	-	25	-	25	-	ns
$\overline{\text{WE}}$ High pulse width	tWH	11	-	11	-	11	-	ns
$\overline{\text{WE}}$ Low pulse Width	tWP	11	-	11	-	11	-	ns
Address to Data Loading Time	tADL	300	-	300	-	300	-	ns
Data Transfer from Cell to Register	tr	-	100	-	100	-	100	μs
Ready to $\overline{\text{RE}}$ High	trR	20	-	20	-	20	-	ns
$\overline{\text{CE}}$ Low to $\overline{\text{RE}}$ Low	tCR	10	-	10	-	10	-	ns
ALE Low to $\overline{\text{RE}}$ Low	tAR	10	-	10	-	10	-	ns
CLE to $\overline{\text{RE}}$ Low	tCLR	10	-	10	-	10	-	ns
$\overline{\text{WE}}$ High to Busy	tWB	-	100	-	100	-	100	ns
Read Cycle Time	trC	30	-	25	-	15	-	ns
$\overline{\text{RE}}$ High pulse width	trEH	13	-	11	-	6.5	-	ns
$\overline{\text{RE}}$ Low pulse width	trP	13	-	11	-	6.5	-	ns
$\overline{\text{CE}}$ High to Output Hi-Z	tCHZ	-	30	-	30	-	30	ns
CLE High to Output Hi-Z	tCLHZ	-	30	-	30	-	30	ns
Data Strobe Cycle Time	tdSC	30	-	25	-	15	-	ns
DQS Input Low Pulse Width	tdQSL	13	-	11	-	6.5	-	ns
DQS Input High Pulse Width	tdQSH	13	-	11	-	6.5	-	ns
$\overline{\text{WE}}$ High to $\overline{\text{RE}}$ Low	tWHR	120	-	120	-	120	-	ns
$\overline{\text{WE}}$ High to $\overline{\text{RE}}$ Low for Random data out	tWHR2	300	-	300	-	300	-	ns

\overline{RE} to DQS and DQ delay	tDQSRE	-	25	-	25	-	25	ns
Read Preamble	trPRE	15	-	15	-	15	-	ns
Read Postamble	trPST	tDQSRE+0.5tRC	-	tDQSRE+0.5tRC	-	tDQSRE+0.5tRC	-	ns
Read Postamble Hold Time	trPSTH	5	-	5	-	5	-	ns
Write Preamble	twPRE	15	-	15	-	15	-	ns
Write Postamble	twPST	6.5	-	6.5	-	6.5	-	ns
Write Postamble Hold Time	twPSTH	5	-	5	-	5	-	ns
Output skew among data output and corresponding DQS	tdQSQ	-	2.5	-	2	-	1.4	ns
DQS hold skew factor	tqHS	-	2.5	-	2	-	1.4	ns
Output hold time from DQS	tqH	$tqH = tREH/RP - tqHS$						ns
Output data valid window	tdVW	$tdVW = tqH - tdQSQ$						ns
Device Resetting Time (Read/Program/Erase)	trST ⁽¹⁾	10/30/100						μ s




NOTE :


1. Command information is latched by \overline{WE} going high, when \overline{CE} is Low, CLE is High, and ALE is Low.
2. DQS should be set to 'Low' when these commands(85h, 10h, 11h) is input.



NOTE :
Row address consists of page address and block address.



- NOTE :
- 1) Data-input condition should be satisfied before DQS toggling for data input; data-input condition is that \overline{CE} & \overline{CLE} & \overline{ALE} are low and \overline{RE} & \overline{WE} are high
 - 2) DQS should be either high or low before data-input condition is set.
 - 3) Data-input condition should be kept during DQS toggling for data input including pre-amble and post-amble time.
 - 4) Because using toggle DDR interface, an even number of bytes should be always transferred when both data input and data output




NOTE :

- 1) Data-output condition should be satisfied before \overline{RE} toggling for data output; data-output condition is that \overline{CE} & CLE & ALE are low and \overline{WE} is high
- 2) \overline{RE} should be either high or low before data-output condition is set.
- 3) Data-output condition should be kept during \overline{RE} toggling for data output including pre-amble and post-amble time.
- 4) DQS and Data out buffers are turned on when \overline{RE} is low for pre-amble operation under data-out condition
- 5) DQS and Data out buffers turn from valid value to high-z if either \overline{CE} or CLE goes High.
- 6) an even number of bytes should be always transferred when both data input and data output

7 Mechanical Dimensions

7.1 48-Pin CBM2096 Package Outline Dimension



8 Copyright Notice

Copyright by Shenzhen Chipsbank Technologies Co.,Ltd. All Rights Reserved.

Right to make changes —Shenzhen Chipsbank Technologies Co.,Ltd. reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. The information contained in this manual is provided for the general use by our customers. Our customers should be aware that the personal computer field is the subject of many patents. Our customers should ensure that they take appropriate action so that their use of our products does not infringe upon any patents. It is the policy of Shenzhen Chipsbank Technologies Co.,Ltd. to respect the valid patent rights of third parties and not to infringe upon or assist others to infringe upon such rights.

This manual is copyrighted by Shenzhen Chipsbank Technologies Co.,Ltd. You may not reproduce, transmit, transcribe, store in a retrieval system, or translate into any language, in any form or by any means, electronic, mechanical, magnetic, optical, chemical, manual, or otherwise, any part of this publication without the expressly written permission from Shenzhen Chipsbank Technologies Co.,Ltd.