

RF6100-1

3V 900MHZ LINEAR POWER AMPLIFIER MODULE

Typical Applications


- 3V CDMA/AMPS Cellular Handset
- 3V CDMA20001/X Cellular Handset

Product Description

The RF6100-1 is a high-power, high-efficiency linear amplifier module specifically designed for 3V handheld systems. The device is manufactured on an advanced third generation GaAs HBT process, and was designed for use as the final RF amplifier in 3V IS-95/CDMA 2000 1X/AMPS handheld digital cellular equipment, spread-spectrum systems, and other applications in the 824MHz to 849MHz band. The RF6100-1 has a digital control line for low power applications to lower quiescent current. The device is self-contained with 50Ω input and output that is matched to obtain optimum power, efficiency and linearity. The module is a 4mmx4mm land grid array with back-side ground. The RF6100-1 is footprint compatible with industry standard 4mmx4mm CDMA modules, and requires only one decoupling capacitor.


Optimum Technology Matching® Applied

🔲 Si BJT	🗹 GaAs HBT	GaAs MESFET
Si Bi-CMOS	SiGe HBT	Si CMOS
InGaP/HBT	GaN HEMT	SiGe Bi-CMOS



Functional Block Diagram

• Spread-Spectrum System



Package Style: Module (4mmx4mm)

Features

- Input/Output Internally Matched@50Ω
- 28dBm Linear Output Power
- 40% Peak Linear Efficiency
- -50dBc ACPR @ 885kHz
- 29dB Linear Gain
- 53% AMPS Efficiency

Ordering Information

RF6100-1 3V 900MHz Linear Power Amplifier Module RF6100-1 PCBA Fully Assembled Evaluation Board

 RF Micro Devices, Inc.
 Tel (336) 664 1233

 7628 Thorndike Road
 Fax (336) 664 0454

 Greensboro, NC 27409, USA
 http://www.rfmd.com

Absolute Maximum Ratings

Parameter	Rating	Unit
Supply Voltage (RF off)	+8.0	V
Supply Voltage (P _{OUT} ≤31dBm)	+5.2	V
Control Voltage (V _{REG})	+4.2	V
Input RF Power	+10	dBm
Mode Voltage (V _{MODE})	+3.5	V
Operating Temperature	-30 to +110	°C
Storage Temperature	-40 to +150	°C



RF Micro Devices believes the furnished information is correct and accurate at the time of this printing. However, RF Micro Devices reserves the right to make changes to its products without notice. RF Micro Devices does not assume responsibility for the use of the described product(s).


Parameter	Specification		Unit	Condition	
	Min.	Тур.	Max.	Unit	Condition
High Power Mode (V _{MODE} Low)					T=25 ^o C Ambient, V_{CC} =3.4V, V_{REG} =2.8V, V_{MODE} =0V, and P_{OUT} =28dBm for all parameters (unless otherwise specified).
Operating Frequency Range	824		849	MHz	
Linear Gain	27	29		dB	
Second Harmonics		-35		dBc	
Third Harmonics		-40		dBc	
Maximum Linear Output	28				
Linear Efficiency	35	40		%	
Maximum I _{CC}		465	530	mA	
ACPR @ 885kHz		-50	-46	dBc	
ACPR @ 1.98MHz		-58	-55	dBc	
Input VSWR		2:1			
Stability in Band			6:1		No oscillation>-70dBc
Stability out of Band			10:1		No damage
Noise Power		-133		dBm/Hz	At 45MHz offset.
Low Power Mode					T=25°C Ambient, V_{CC} =3.4V, V_{REG} =2.8V,
(V _{MODE} High)					V _{MODE} =2.8V, and P _{OUT} =18dBm for all parameters (unless otherwise specified).
Operating Frequency Range	824		849	MHz	
Linear Gain	24	26		dB	
Second Harmonics		-35		dBc	
Third Harmonics		-40		dBc	
Maximum Linear Output	18				
Maximum I _{CC}		135		mA	P _{OUT} =16dBm
ACPR @885kHz		-50	-46	dBc	
ACPR @1.98MHz		-60	-56	dBc	
Input VSWR		2:1			
Output VSWR Stability			6:1		No oscillation>-70dBc
			10:1		No damage

Denemeter	Specification					
Parameter	Min.	Тур.	Max.	Unit	Condition	
FM Mode					T=25°C Ambient, V_{CC} =3.4V, V_{REG} =2.8V, V_{MODE} =0V, and P_{OUT} =31dBm for all parameters (unless otherwise specified).	
Operating Frequency Range	824		849	MHz		
AMPS Maximum Output Power		31		dBm		
AMPS Efficiency	47	53		%		
AMPS Gain	24	28				
AMPS Second Harmonics		-35	-30	dBc		
AMPS Third Harmonics		-40	-30	dBc		
Power Supply						
Supply Voltage	3.2	3.4	4.2	V		
High Gain Idle Current		65	100	mA	V _{MODE} =low and V _{REG} =2.8V	
Low Gain Idle Current		55	70	mA	V _{MODE} =high and V _{REG} =2.8V	
V _{REG} Current		4.7	5.5	mA	V _{MODE} =high	
V _{MODE} Current		250	1000	uA		
RF Turn On/Off Time			6	uS		
DC Turn On/Off Time			40	uS		
Total Current (Power Down)		0.2	5.0	uA		
V _{REG} Low Voltage	0		0.5	V		
V _{REG} High Voltage (Recommended)	2.75	2.8	2.95	V		
V _{REG} High Voltage	2.7		3.0	V		
(Operational)						
V _{MODE} Voltage	0		0.5	V	High Gain Mode	
-	2.0		2.8	V	Low Gain Mode	

Pin	Function	Description	Interface Schematic
1	VREG	Regulated voltage supply for amplifier bias. In Power Down mode, both V_{REG} and V_{MODE} need to be LOW (<0.5V).	
2	VMODE	For nominal operation (High Power Mode), V _{MODE} is set LOW. When set HIGH, devices are biased lower to improve efficiency.	
3	GND	Ground connection. Connect to package base ground. For best perfor- mance, keep traces physically short and connect immediately to ground plane.	
4	RF IN	RF input internally matched to 50 Ω . This input is internally AC-coupled.	
5	VCC1	First stage collector supply. A low frequency decoupling capacitor (e.g., $4.7\mu\text{F}$) may be required.	
6	VCC2	Output stage collector supply. A low frequency decoupling capacitor (e.g., $4.7 \mu F$) is required.	
7	GND	Ground connection. Connect to package base ground. For best perfor- mance, keep traces physically short and connect immediately to ground plane.	
8	RF OUT	RF output internally matched to 50Ω . This output is internally AC-coupled.	
9	GND	Ground connection. Connect to package base ground. For best perfor- mance, keep traces physically short and connect immediately to ground plane.	
10	GND	Ground connection. Connect to package base ground. For best perfor- mance, keep traces physically short and connect immediately to ground plane.	
Pkg Base	GND	Ground connection. The backside of the package should be soldered to a top side ground pad which is connected to the ground plane with mul- tiple vias. The pad should have a short thermal path to the ground plane.	

Evaluation Board Schematic

(Download Bill of Materials from www.rfmd.com.)



PCB Design Requirements

PCB Surface Finish

The PCB surface finish used for RFMD's qualification process is electroless nickel, immersion gold. Typical thickness is 3µinch to 8µinch gold over 180µinch nickel.

PCB Land Pattern Recommendation

PCB land patterns are based on IPC-SM-782 standards when possible. The pad pattern shown has been developed and tested for optimized assembly at RFMD; however, it may require some modifications to address company specific assembly processes. The PCB land pattern has been developed to accommodate lead and package tolerances.

PCB Metal Land and Solder Mask Pattern




Figure 1. PCB Metal Land and Solder Mask Pattern (Top View)

Thermal Pad and Via Design

The PCB metal land pattern has been designed with a thermal pad that matches the exposed die paddle size on the bottom of the device.

Thermal vias are required in the PCB layout to effectively conduct heat away from the package. The via pattern has been designed to address thermal, power dissipation and electrical requirements of the device as well as accommodating routing strategies.

The via pattern used for the RFMD qualification is based on thru-hole vias with 0.203mm to 0.330mm finished hole size on a 0.5mm to 1.2mm grid pattern with 0.025mm plating on via walls. If micro vias are used in a design, it is suggested that the quantity of vias be increased by a 4:1 ratio to achieve similar results.