



# **IT8209R**

**Extended PCI Arbiter and Clock Buffer**

**Preliminary Specification V0.2**



Copyright © 2001 ITE, Inc.

This is Preliminary document release. All specifications are subject to change without notice. The material contained in this document supersedes all previous documentation issued for the related products included herein. Please contact ITE, Inc. for the latest document(s). All sales are subject to ITE's Standard Terms and Conditions, a copy of which is included in the back of this document.

ITE, IT8209R is a trademark of ITE, Inc.  
All other trademarks are claimed by their respective owners.  
All specifications are subject to change without notice.

Additional copies of this manual or other ITE literature may be obtained from:

ITE, Inc. Marketing Department 7F, No. 435, Nei Hu District, Jui Kuang Rd., Taipei 114, Taiwan, R.O.C.	<b>Phone:</b> (02) 2657-9896 <b>Fax:</b> (02) 2657-8561, 2657-8576
---	---

ITE (USA) Inc. Marketing Department 1235 Midas Way Sunnyvale, CA 94086 U.S.A.	<b>Phone:</b> (408) 530-8860 <b>Fax:</b> (408) 530-8861
---	--

ITE (USA) Inc. Eastern U.S.A. Sales Office 896 Summit St., #105 Round Rock, TX 78664 U.S.A.	<b>Phone:</b> (512) 388-7880 <b>Fax:</b> (512) 388-3108
---	--

If you have any marketing or sales questions, please contact:

**Lawrence Liu**, at ITE Taiwan: E-mail: [lawrence.liu@ite.com.tw](mailto:lawrence.liu@ite.com.tw), Tel: 886-2-26579896 X6071,  
Fax: 886-2-26578561

**David Lin**, at ITE U.S.A.: E-mail: [david.lin@iteusa.com](mailto:david.lin@iteusa.com), Tel: (408) 530-8860 X238,  
Fax: (408) 530-8861

**Don Gardenhire**, at ITE Eastern USA Office: E-mail: [don.gardenhire@iteusa.com](mailto:don.gardenhire@iteusa.com)  
Tel: (512) 388-7880, Fax: (512) 388-3108

To find out more about ITE, visit our World Wide Web at:

<http://www.ite.com.tw>  
<http://www.iteusa.com>

Or e-mail [itesupport@ite.com.tw](mailto:itesupport@ite.com.tw) for more product information/services.



**Revision History**

<b>Section</b>	<b>Revision</b>	<b>Page No.</b>
1	<ul style="list-style-type: none"><li>Revised Feature #1 Extended PCI Arbiter descriptions.</li></ul>	1
2	<ul style="list-style-type: none"><li>The descriptions of 2<sup>nd</sup> paragraph were revised.</li><li>Added one sentence at the end of the 2<sup>nd</sup> paragraph: The algorithm of this arbiter uses a rotation arbitration priority that is illustrated in Figure 2-1.</li><li>Added Figure 2-1. Arbitration Scheme of IT8209R.</li></ul>	3
6	<ul style="list-style-type: none"><li>Added section 6 DC Characteristics.</li></ul>	11
7	<ul style="list-style-type: none"><li>Added section 7 AC Characteristics.</li></ul>	13

---

## Contents

1. Features .....	1
2. General Description .....	3
3. Block Diagram .....	5
4. Pin Configuration .....	7
5. IT8209R Pin Descriptions .....	9
6. DC Characteristics (VCC, AVCC = 3.3V±0.3V. Ta=0°C to 70°C).....	11
7. AC Characteristics .....	13
8. Package Information .....	15
9. Ordering Information .....	17

## Figures

Figure 2-1. Arbitration Scheme of IT8209R .....	3
Figure 3-1. Extended PCI Arbiter Scheme.....	5
Figure 3-2. Clock Buffer Scheme.....	5
Figure 7-1. PCI Request Delay Timing .....	13
Figure 7-2. PCI Grant Delay Timing .....	13
Figure 7-3. PCI Grant Separation Timing .....	13
Figure 7-4. PCI Clock Acquisition Timing .....	14

## Tables

Table 4-1. Pins Listed in Numeric Order .....	7
Table 5-1. Pin Descriptions of Extended PCI Arbiter .....	9
Table 5-2. Pin Descriptions of Clock Buffer .....	9
Table 5-3. Pin Descriptions of Power/Ground Signals.....	9
Table 7-1. PCI Request Delay Timing Table .....	13
Table 7-2. PCI Grant Delay Timing Table.....	13
Table 7-3. PCI Grant SeparatioinTiming Table .....	13
Table 7-4. PCI Clock Acquisition Timing Table .....	14



### 1. Features

- **Extended PCI Arbiter**
  - Utilizes 1 set of SYSGNT# and SYSREQ# to support 3 PCI Masters
- **Input PCI Clock**
  - Supports input clock frequency from 25MHz to 66MHz
- **Clock Buffer**
  - Provides 4 zero delay clock sources
  - Supports output clock frequency from 25MHz to 66MHz
- **28-pin SSOP**



**2. General Description**


The IT8209R incorporates an extended PCI arbiter and a clock buffer.

The extended PCI arbiter utilizes one set of SYSGNT# and SYSREQ# to support 3 PCI Masters, so that two more PCI Masters can be supported for the system. PCISTOP# input signal is useful to facilitate the fairness arbitration. The algorithm of this arbiter uses a rotation arbitration priority that is illustrated in Figure 2-1.

The clock buffer provides 4 zero delay and low jitter clock sources. PCICLK1 is the clock input of the clock buffer, and PCICLKOUT is the clock output fed back internally to the input of the built-in PLL to reduce the clock skew. If zero clock skew is required, PCICLKOUT and PCICLK1 to PCICLK4 must be equally loaded.

When PCICLK1 input becomes inactive, the IT8209R will enter power down mode. In power down mode, all clock outputs are low and other control outputs are deasserted.

The IT8209R is available in 28-pin SSOP package.




**Figure 2-1. Arbitration Scheme of IT8209R**






**3. Block Diagram**




**Figure 3-1. Extended PCI Arbitrer Scheme**



**Figure 3-2. Clock Buffer Scheme**



## 4. Pin Configuration



Pin	Signal	Pin	Signal
1	PCIFRAME#	15	NC
2	PCISTOP#	16	NC
3	SYSREQ#	17	VSS
4	SYSGNT#	18	PCICLK4
5	PCIREQ1#	19	PCICLK3
6	VSS	20	PCICLK2
7	PCIGNT1#	21	VCC
8	PCIREQ2#	22	PCICLK1
9	VCC	23	PCICLKOUT
10	PCIGNT2#	24	VSS
11	PCIREQ3#	25	AVSS
12	PCIGNT3#	26	PCIRST#
13	NC	27	PCICLK1
14	NC	28	AVCC

Table 4-1. Pins Listed in Numeric Order





**5. IT8209R Pin Descriptions**

**Table 5-1. Pin Descriptions of Extended PCI Arbiter**

Signal	Pin(s) No.	Attribute	Description
<b>Extended PCI Arbiter Signals (3.3V CMOS I/F, 5V tolerant)</b>			
PCIFRAME#	1	PIU	<b>PCI Bus FRAME# Signal</b> The pin can be connected to PCI Bus FRAME# signal or not connected to any signals.
PCISTOP#	2	PIU	<b>PCI Bus STOP# Signal</b>
SYSREQ#	3	O12	<b>PCI Bus Request</b>
SYSGNT#	4	PIU	<b>PCI Bus Grant</b>
PCIREQ1#	5	PIU	<b>Request Signal from Extended PCI Master 1</b>
PCIGNT1#	7	O12	<b>Grant Signal to Extended PCI Master 1</b>
PCIREQ2#	8	PIU	<b>Request Signal from Extended PCI Master 2</b>
PCIGNT2#	10	O12	<b>Grant Signal to Extended PCI Master 2</b>
PCIREQ3#	11	PIU	<b>Request Signal from Extended PCI Master 3</b>
PCIGNT3#	12	O12	<b>Grant Signal to Extended PCI Master 3</b>
PCIRST#	26	IK	<b>PCI Bus RST# Signal</b>

**Table 5-2. Pin Descriptions of Clock Buffer**

Signal	Pin(s) No.	Attribute	Description
<b>Clock Buffer Signals (3.3V CMOS I/F)</b>			
PCICLK4	18	O12	<b>PCICLK Output 4</b>
PCICLK3	19	O12	<b>PCICLK Output 3</b>
PCICLK2	20	O12	<b>PCICLK Output 2</b>
PCICLK1	22	O12	<b>PCICLK Output 1</b>
PCICLKOUT	23	O12	<b>PCICLK Output (for internal feedback)</b>
PCICLKI	27	I	<b>PCICLK Input</b>

**Table 5-3. Pin Descriptions of Power/Ground Signals**

Signal	Pin(s) No.	Attribute	Description
<b>Power Ground Signals</b>			
VSS	6, 17, 24	I	<b>Ground</b>
VCC	9, 21	I	<b>Power Supply of 3.3V</b>
AVSS	25	I	<b>Analog Ground for analog PLL</b>
AVCC	28	I	<b>Analog VCC for analog PLL</b>

Notes: IO cell types are described as below:

I: Input PAD.

IK: Schmitt Trigger Input PAD.

PIU: PCI Bus Specified Input PAD (integrated a 75K ohms pull-up resistor).

O12: 12mA Output PAD.





## DC Characteristics

### 6. DC Characteristics (VCC, AVCC = 3.3V±0.3V. Ta=0°C to 70°C)

#### Absolute Maximum Ratings\*

#### \*Comments

Applied Voltage of VCC, AVCC.....-0.3V to +4.6V  
 Input Voltage of 3.3V Interface .....-0.3V to VCC+0.3V  
 Input Voltage of 5V tolerant Interface ... -0.3V to 5.25V  
 Tcase .....0°C to +70°C  
 Storage Temperature ..... -40°C to +125°C

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to this device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied, and exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### DC Electrical Characteristics (Ta = 0°C to 70°C)

Symbol	Parameter	Min.	Typ.	Max.	Conditions
V <sub>IL</sub>	Input Low Voltage	-0.3V		VCC x 0.2	VCC=3.0 ~ 3.6V
V <sub>IH</sub>	Input High Voltage	VCC x 0.7		VCC + 0.3V	VCC=3.0 ~ 3.6V
V <sub>OL</sub>	Output Low Voltage			0.5	I <sub>OL</sub> = -12mA
V <sub>OH</sub>	Output High Voltage	2.4			I <sub>OH</sub> = 12mA
I <sub>IL</sub>	Input Low Current	-1μA		1μA	V <sub>IL</sub> = V <sub>SS</sub> no pull-up or pull-down
I <sub>IH</sub>	Input High Current	-1μA		1μA	V <sub>IH</sub> = VCC no pull-up or pull-down
I <sub>oz</sub>	Tri-state Leakage Current	-10μA		10μA	
C <sub>in</sub>	Input Capacitance		3pF		
C <sub>out</sub>	Output Capacitance		3pF		
C <sub>bld</sub>	Bi-directional Buffer		3pF		
R <sub>i</sub>	Input Pull-Up Resistance	40KΩ	75KΩ	170KΩ	V <sub>IL</sub> =0V





## 7. AC Characteristics




Figure 7-1. PCI Request Delay Timing

Table 7-1. PCI Request Delay Timing Table

Symbol	Parameter	Min.	Typ.	Max.	Unit
$t_1$	PCIREQn# (n=1, 2, 3) to SYSREQ# asserted	0	-	7	ns




Figure 7-2. PCI Grant Delay Timing

Table 7-2. PCI Grant Delay Timing Table

Symbol	Parameter	Min.	Typ.	Max.	Unit
$t_2$	SYSGNT# to PCIGNTn# (n=1, 2, 3) asserted	0	-	8.5	ns




Figure 7-3. PCI Grant Separation Timing

Table 7-3. PCI Grant Separation Timing Table

Symbol	Parameter	Min.	Typ.	Max.	Unit
$t_3$	PCIGNTm# (m=1, 2, 3) deasserted to PCIGNTn# (n=1, 2, 3) asserted (n != m)	1	-	-	Clock Period




Figure 7-4. PCI Clock Acquisition Timing


Table 7-4. PCI Clock Acquisition Timing Table

Symbol	Parameter	Min.	Typ.	Max.	Unit
t <sub>4</sub>	PCICLK <sub>I</sub> stable to PCICLK <sub>n</sub> (n=1, 2, 3, 4, out) stable	-	-	60	us

## 8. Package Information

### SSOP28L Outline Dimensions

unit: inches/mm



Symbol	Dimension in inches			Dimension in mm		
	Min	Nom	Max	Min	Nom	Max
A	0.053	0.064	0.069	1.35	1.63	1.75
A <sub>1</sub>	0.004	0.006	0.010	0.10	0.152	0.25
A <sub>2</sub>	-	-	0.059	-	-	1.50
b	0.008	0.010	0.012	0.203	0.254	0.305
C	0.007	-	0.010	0.178	-	0.250
D	0.386	0.390	0.394	9.80	9.91	10.00
E	0.150	0.154	0.157	3.80	3.91	4.00
e	0.025BSC			0.635BSC		
He	0.228	0.236	0.244	5.80	5.99	6.20
L	0.016	0.025	0.050	0.40	0.635	1.27
L <sub>1</sub>	0.041REF.			1.04REF.		
S	0.033REF.			0.838REF.		
y	-	-	0.004	-	-	0.10
θ	0°	-	8°	0°	-	8°





**9. Ordering Information**

Part No.	Package
IT8209R	28 SSOP