www.ti.com

LM49370 Boomer® Audio Power Amplifier Series Audio Sub-System with an Ultra Low EMI, Spread Spectrum, Class D Loudspeaker Amplifier, a Dual-Mode Stereo Headphone Amplifier, and a Dedicated PCM Interface for Bluetooth Transceivers

Check for Samples: LM49370

FEATURES

- Spread Spectrum Class D Architecture Reduces EMI
- Mono Class D 8Ω Amplifier, 490 mW at 3.3V
- OCL or AC-Coupled Headphone Operation
- 33mW Stereo Headphone Amplifier at 3.3V
- 115 mW Earpiece Amplifier at 3.3V
- 18-bit Stereo DAC
- 16-bit Mono ADC
- 8 kHz to 192 kHz Stereo Audio Playback
- · 8 kHz to 48 kHz Mono Recording
- Bidirectional I²S Compatible Audio Interface
- Bidirectional PCM Compatible Audio Interface for Bluetooth Transceivers
- I²S-PCM Bridge with Sample Rate Conversion
- Sigma-Delta PLL for Operation from Any Clock at Any Sample Rate
- Digital 3D Stereo Enhancement
- FIR Filter Programmability for Simple Tone Control
- Low Power Clock Network Operation if a 12 MHz or 13 MHz System Clock is Available
- Read/Write I²C or SPI Compatible Control Interface
- Automatic Headphone & Microphone Detection
- Support for Internal and External Microphones
- Automatic Gain Control for Microphone Input
- Differential Audio I/O for External Cellphone Module
- Mono Differential Auxiliary Output
- Stereo Auxiliary Inputs
- Differential Microphone Input for Internal Microphone
- Flexible Audio Routing from Input to Output
- 32 Step Volume Control for Mixers in 1.5 dB Steps

- 16 Step Volume Control for Microphone in 2 dB Steps
- Programmable Sidetone Attenuation in 3 dB Steps
- Two Configurable GPIO Ports
- Multi-Function IRQ Output
- Micro-Power Shutdown Mode
- Available in the 4 x 4 mm 49 Bump DSBGA Package
- · Key Specifications
 - P_{HP (AC-COUP)} (A_V_{DD} = 3.3V, 32Ω, 1% THD) 33 mW
 - $P_{HP (OCL)}$ (A_V_{DD} = 3.3V, 32Ω, 1% THD) 31 mW
 - P_{LS} (LS_ V_{DD} = 5V, 8Ω, 1% THD) 1.2 W
 - P_{LS} (LS_ V_{DD} = 4.2V, 8Ω, 1% THD) 900 mW
 - P_{LS} (LS_ V_{DD} = 3.3V, 8Ω, 1% THD) 490 mW
 - Shutdown Current 0.8 μA
 - PSRR_{LS} (217 Hz, LS_V_{DD} = 3.3V) 70 dB
 - SNR_{LS} (AUX IN to Loudspeaker) 90 dB (typ)
 - SNR_{DAC} (Stereo DAC to AUXOUT) 85 dB (typ)
 - SNR_{ADC} (Mono ADC from Cell Phone In) 90 dB (typ)
 - SNR_{HP} (Aux In to Headphones) 98 dB (typ)

APPLICATIONS

- Smart Phones
- . Mobile Phones and Multimedia Terminals
- PDAs, Internet Appliances and Portable Gaming
- Portable DVD/CD/AAC/MP3 Players
- Digital Cameras/Camcorders

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.



DESCRIPTION

The LM49370 is an integrated audio subsystem that supports both analog and digital audio functions. The LM49370 includes a high quality stereo DAC, a mono ADC, a stereo headphone amplifier, which supports output cap-less (OCL) or AC-coupled (SE) modes of operation, a mono earpiece amplifier, and an ultra-low EMI spread spectrum Class D loudspeaker amplifier. It is designed for demanding applications in mobile phones and other portable devices.

The LM49370 features a bi-directional I²S interface and a bi-directional PCM interface for full range audio on either interface. The LM49370 utilizes an I²C or SPI compatible interface for control. The stereo DAC path features an SNR of 85 dB with an 18-bit 48 kHz input. In SE mode the headphone amplifier delivers at least 33 mW_{RMS} to a 32 Ω single-ended stereo load with less than 1% distortion (THD+N) when A_V_{DD} = 3.3V. The mono earpiece amplifier delivers at least 115mW_{RMS} to a 32 Ω bridged-tied load with less than 1% distortion (THD+N) when A_V_{DD} = 3.3V. The mono speaker amplifier delivers up to 490mW into an 8 Ω load with less than 1% distortion when LS_V_{DD} = 3.3V and up to 1.2W when LS_V_{DD} = 5.0V.

The LM49370 employs advanced techniques to reduce power consumption, to reduce controller overhead, to speed development time, and to eliminate click and pop. Boomer audio power amplifiers were designed specifically to provide high quality output power with a minimal amount of external components. It is therefore ideally suited for mobile phone and other low voltage applications where minimal power consumption, PCB area and cost are primary requirements.

LM49370 Overview




Figure 1. Conceptual Schematic

Submit Documentation Feedback

Copyright © 2007–2012, Texas Instruments Incorporated



Typical Application




Figure 2. Example Application in Multimedia Mobile Phone

Connection Diagrams




Figure 3. 49 Bump DSBGA Top View (Bump Side Down) See Package Number YPG0049UUA

Copyright © 2007–2012, Texas Instruments Incorporated

Submit Documentation Feedback



Pin Descriptions

		Pin Descriptions		
Pin	Pin Name	Туре	Direction	Description
A1	EP_NEG	Analog	Output	Earpiece negative output
A2	A_V _{DD}	Supply	Input	Headphone and mixer V_{DD}
А3	INT_MIC_POS	Analog	Input	Internal microphone positive input
A4	PCM_SDO	Digital	Output	PCM Serial Data Output
A5	PCM_CLK	Digital	Inout	PCM clock signal
A6	PCM_SYNC	Digital	Inout	PCM sync signal
A7	PCM_SDI	Digital	Input	PCM Serial Data Input
B1	A_V _{SS}	Supply	Input	Headphone and mixer ground
B2	EP_POS	Analog	Output	Earpiece positive output
В3	INT_MIC_NEG	Analog	Input	Internal microphone negative input
B4	BYPASS	Analog	Input	A_V _{DD} /2 filter point
B5	TEST_MODE/CS	Digital	Input	If SPI_MODE = 1, then this pin becomes CS.
B6	PLL_FILT	Analog	Input	Filter point for PLL VCO input
B7	PLL_V _{DD}	Supply	Input	PLL V _{DD}
C1	HP_R	Analog	Output	Headphone Right Output
C2	EXT_BIAS	Analog	Output	External microphone supply (2.0/2.5/2.8/3.3V)
C3	INT_BIAS	Analog	Output	Internal microphone supply (2.0/2.5/2.8/3.3V)
C4	AUX_R	Analog	Input	Right Analog Input
C5	GPIO_2	Digital	Inout	General Purpose I/O 2
C6	SDA	Digital	Inout	Control Data, I2C_SDA or SPI_SDA
C7	SCL	Digital	Input	Control Clock, I2C_SCL or SPI_SCL
D1	HP_L	Analog	Output	Headphone Left Output
D2	VREF_FLT	Analog	Inout	Filter point for the microphone power supply
D3	EXT_MIC	Analog	Input	External microphone input
D4	SPI_MODE	Digital	Input	Control mode select 1 = SPI, 0 = I2C
D5	GPIO_1	Digital	Inout	General Purpose I/O 1
D6	BB_V _{DD}	Supply	Input	Baseband V _{DD} for the digital I/Os
D7	D_V _{DD}	Supply	Input	Digital V _{DD}
E1	HP_VMID	Analog	Inout	Virtual Ground for Headphones in OCL mode, otherwise 1st headset detection input
E2	MIC_DET	Analog	Input	Headset insertion/removal and microphone presence detection input.
E3	AUX_L	Analog	Input	Left Analog Input
E4	CPI_NEG	Analog	Input	Cell Phone analog input negative
E5	IRQ	Digital	Output	Interrupt request signal (NOT open drain)
E6	I2S_SDO	Digital	Output	I2S Serial Data Out

Submit Documentation Feedback

Copyright © 2007–2012, Texas Instruments Incorporated



Pin Descriptions (continued)

Pin	Pin Name	Туре	Direction	Description
E7	I2S_SDI	Digital	Input	I2S Serial Data Input
F1	HP_VMID_FB	Analog	Input	VMID Feedback in OCL mode, otherwise a 2nd headset detection input
F2	LS_V_{DD}	Supply	Input	Loudspeaker V _{DD}
F3	CPI_POS	Analog	Input	Cell Phone analog input positive
F4	CPO_NEG	Analog	Output	Cell Phone analog output negative
F5	AUX_OUT_NEG	Analog	Output	Auxiliary analog output negative
F6	I2S_WS	Digital	Inout	I2S Word Select Signal (can be master or slave)
F7	I2S_CLK	Digital	Inout	I2S Clock Signal (can be master or slave)
G1	LS_NEG	Analog	Output	Loudspeaker negative output
G2	LS_V _{SS}	Supply	Input	Loudspeaker ground
G3	LS_POS	Analog	Output	Loudspeaker positive output
G4	CPO_POS	Analog	Output	Cell Phone analog output positive
G5	AUX_OUT_POS	Analog	Output	Auxiliary analog output positive
G6	D_V _{SS}	Supply	Input	Digital ground
G7	MCLK	Digital	Input	Input clock from 0.5 MHz to 30 MHz

PIN TYPE DEFINITIONS

Analog Input—A pin that is used by the analog and is never driven by the device. Supplies are part of this classification.

Analog Output—A pin that is driven by the device and should not be driven by external sources.

Analog Inout—A pin that is typically used for filtering a DC signal within the device, Passive components can be connected to these pins.

Digital Input—A pin that is used by the digital but is never driven.

Digital Output—A pin that is driven by the device and should not be driven by another device to avoid contention.

Digital Inout—A pin that is either open drain (I2C_SDA) or a bidirectional CMOS in/out. In the later case the direction is selected by a control register within the LM49370.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.



Absolute Maximum Ratings (1)(2)

<u> </u>		
Analog Supply Voltage (A_V _{DD} & LS_V _{DD})		
Digital Supply Voltage (BB_V _{DD} & D_V _{DD} & PLL_V _{DD})		
	−65°C to +150°C	
	Internally Limited	
Human Body Model (4)	2500V	
Machine Model (5)	200V	
	150°C	
Thermal Resistance θ_{JA} – YPG49 (soldered down to PCB with 2in ² 1oz. copper plane)		
	Human Body Model ⁽⁴⁾ Machine Model ⁽⁵⁾	

- (1) All voltages are measured with respect to the relevant V_{SS} pin unless otherwise specified. All grounds should be coupled as close as possible to the device.
- Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional but do not ensure specific performance limits. Characteristics state DC and AC electrical specifications under particular test conditions which ensure specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not ensured for parameters where no limit is given, however, the typical value is a good indication of device
- The maximum power dissipation must be de-rated at elevated temperatures and is dictated by T_{JMAX} , θ_{JA} , and the ambient temperature, T_A . The maximum allowable power dissipation is $P_{DMAX} = (T_{JMAX} T_A) / \theta_{JA}$ or the number given in Absolute Maximum Ratings,
- Human body model: 100pF discharged through a 1.5k Ω resistor.
- (5) Machine model: 220pF 240pF discharged through all pins.

Operating Ratings

Temperature Range		−40°C to +85°C
Supply Voltage	D_V _{DD} /PLL_V _{DD}	2.5V to 4.5V
	BB_V _{DD}	1.8V to 4.5V
	$LS_{DD} = A_{DD}^{(1)}$	2.5V to 5.5V

LS_V_{DD} must be equal to A_V_{DD} due to intend ESD diode structure. For proper operation, LS_V_{DD} and A_V_{DD} need to be the highest voltage than BB_V_{DD}, D_V_{DD}, and PLL_V_{DD} and must be applied first.

Electrical Characteristics (1)(2)

Unless otherwise stated PLL_ V_{DD} = 3.3V, D_{DD} = 3.3V, BB_{DD} = 1.8V, A_{DD} = 3.3V, LS_{DD} = 3.3V. The following specifications apply for the circuit shown in Figure 2 unless otherwise stated. Limits apply for 25°C.

			LM49370				
Symbol	Parameter	Conditions	Typical ⁽³⁾	Limit ⁽⁴⁾	Units		
POWER	POWER						
DI _{SD}	Digital Shutdown Current ⁽⁶⁾	Chip Mode '00', f _{MCLK} = 13MHz	0.7	2.2	μA (max)		
DI_ST	Digital Standby Current	Chip Mode '01', f _{MCLK} = 13MHz	0.9	1.8	mA(max)		
Al _{SD}	Analog Shutdown Current	Chip Mode '00'	0.1	1.2	μA(max)		
Al _{ST}	Analog Standby Current	Chip Mode '01'	0.1	1.2	μA (max)		

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional but do not ensure specific performance limits. Characteristics state DC and AC electrical specifications under particular test conditions which ensure specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not ensured for parameters where no limit is given, however, the typical value is a good indication of device
- (2) All voltages are measured with respect to the relevant V_{SS} pin unless otherwise specified. All grounds should be coupled as close as possible to the device.
- Typical values are measured at 25°C and represent the parametric norm.
- Limits are specified to TI's AOQL (Average Outgoing Quality Level).
- Datasheet min/max specification limits are specified by design, test, or statistical analysis.
- Digital shutdown current is measured with system clock set for PLL output while the PLL is disabled. (6)



Unless otherwise stated $PLL_V_{DD} = 3.3V$, $D_V_{DD} = 3.3V$, $BB_V_{DD} = 1.8V$, $A_V_{DD} = 3.3V$, $LS_V_{DD} = 3.3V$. The following specifications apply for the circuit shown in Figure 2 unless otherwise stated. Limits apply for 25°C.

			LM49		
Symbol	Parameter	Conditions	Typical ⁽³⁾	Limit ⁽⁴⁾ (5)	Units
	Digital Playback Mode Digital	Chip Mode '10', $f_{MCLK} = 12MHz$, $f_S = 48kHz$, DAC on; PLL off	7.9		mA
	Active Current	Chip Mode '10', $f_{MCLK} = 13MHz$, $f_{PLLOUT} = 12MHz$, $f_{S} = 48kHz$; DAC + PLL on	12.5	14.5	mA(max
		Chip Mode '10', HP On, SE mode, DAC inputs selected	9.0	13.5	mA(max
	Digital Playback Mode Analog Active Current	Chip Mode '10', HP On, OCL mode, DAC inputs selected	9.4	13.5	mA(max
		Chip Mode '10', LS On, DAC inputs selected	11.5	15.5	mA(max
	Analog Playback Mode Digital Active Current	Chip Mode '10', f _{MCLK} = 13MHz, DAC +ADC + PLL off	0.9	1.8	mA(max
		Chip Mode '10', HP On, SE mode, AUX inputs selected	5.9	9.5	mA(max
	Analog Playback Mode Analog Active Current	Chip Mode '10', HP On, OCL mode, AUX inputs selected	6.3	9.7	mA(max
		Chip Mode '10', LS On, AUX inputs selected	8.4	12	mA(max
	CODEC Mode Digital Active Current	Chip Mode '10', f _{MCLK} = 13MHz, f _S = 8kHz, DAC +ADC on; PLL Off	2.7	3.5	mA(max
	CODEC Mode Analog Active Current	Chip Mode '10', EP On, DAC inputs selected	11.2	15.5	mA(max
	Voice Module Mode Digital Active Current	Chip Mode '10', f _{MCLK} = 13MHz, DAC +ADC + PLL off	0.9	1.8	mA(max
	Voice Module Mode Analog Active Current	Chip Mode '10', EP + CPOUT on, CPIN input selected	7.4	11	mA(max
LOUDSPEAK	ER AMPLIFIER				
		8Ω load, LS_V _{DD} = 5V	1.2		W
P _{LS}	Max Loudspeaker Power	8Ω load, LS_V _{DD} = 4.2V	0.9		W
		8Ω load, LS_V _{DD} = 3.3V	0.5	0.43	W (min)
LS _{THD+N}	Loudspeaker Harmonic Distortion	8Ω load, LS_V _{DD} = 3.3V, P _O = 400mW	0.04		%
LS _{EFF}	Efficiency	0 dB Input MCLK = 12.000 MHz	84		%
PSRR _{LS}	Power Supply Rejection Ration (Loudspeaker)	AUX inputs terminated $C_{BYPASS} = 1.0 \mu F$ $V_{RIPPLE} = 200 \text{ mV}_{P-P}$ $f_{RIPPLE} = 217 \text{ Hz}$	70		dB
SNR _{LS}	Signal to Noise Ratio	From 0 dB Analog AUX input, A-weighted	90	80	dB(min)
e _N	Output Noise ⁽⁷⁾	A-weighted	62		μV
Vos	Loudspeaker Offset Voltage		12		mV

⁽⁷⁾ Disabling or bypassing the PLL will usually result in an improvement in noise measurements.



Unless otherwise stated $PLL_{DD} = 3.3V$, $D_{DD} = 3.3V$, $BB_{DD} = 1.8V$, $A_{DD} = 3.3V$, $LS_{DD} = 3.3V$. The following specifications apply for the circuit shown in Figure 2 unless otherwise stated. Limits apply for 25°C.

	_		LM49		
Symbol	Parameter	Conditions	Typical ⁽³⁾	Limit ⁽⁴⁾	Units
HEADPHONE	AMPLIFIER				
		32Ω load, 3.3V, SE	33	25	mW (min)
		16Ω load, 3.3V, SE	52		mW
P _{HP} Headphone Power	Headphone Power	32Ω load, 3.3V, OCL, VCM = 1.5V	31		mW
		32Ω load, 3.3V, OCL, VCM = 1.2V	20		mW
		16Ω load, 3.3V, OCL, VCM = 1.5V	50		mW
		16Ω load, 3.3V, OCL, VCM = 1.2V	32		mW
		AUX inputs terminated $C_{BYPASS} = 1.0 \mu F$ $V_{RIPPLE} = 200 \text{ mV}_{P-P}$ $f_{RIPPLE} = 217 \text{ Hz}$			
PSRR _{HP}	Power Supply Rejection Ratio (Headphones)	SE Mode	60		dB
	(пеационея)	OCL Mode VCM = 1.2V	68	55	dB(min
		OCL Mode VCM = 1.5V	65		dB
	Signal to Noise Ratio	From 0dB Analog AUX input A-weighted			
		SE Mode	98		dB
SNR _{HP}		OCL Mode VCM = 1.2V	97		dB
		OCL Mode VCM = 1.5V	96		dB
HP _{THD+N}	Headphone Harmonic Distortion	$32Ω$ load, 3.3V, $P_0 = 7.5$ mW	0.05		%
e _N	Output Noise	A-weighted	12		μV
ΔA _{CH-CH}	Stereo Channel-to-Channel Gain Mismatch		0.3		dB
v	Stereo Crosstalk	SE Mode	61		dB
X _{TALK}	Stereo Crosstaik	OCL Mode	71		dB
V _{OS}	Offset Voltage		8		mV
EARPIECE A	MPLIFIER				
P _{EP}	Earpiece Power	32Ω load, 3.3V	115	100	mW (min)
		16Ω load, 3.3V	150		mW
PSRR _{EP}	Power Supply Rejection Ratio (Earpiece)	CP_IN terminated CBYPASS = 1.0 µF VRIPPLE = 200 mV _{P-P} FRIPPLE = 217 Hz	76		dB
SNR _{EP}	Signal to Noise Ratio	From 0dB Analog AUX input, A-weighted	93		dB
EP _{THD+N}	Earpiece Harmonic Distortion	32Ω load, 3.3V, P _O = 50mW	0.04		%
∍ _N	Output Noise	A-weighted	41		μV
Vos	Offset Voltage		8		mV
AUXOUT AM	PLIFIER				
THD+N	Total Harmonic Distortion + Noise	$V_O = 1V_{RMS}$, $5k\Omega$ load	0.02		%
PSRR	Power Supply Rejection Ratio	CP_IN terminated CBYPASS = 1.0µF VRIPPLE = 200mVPP fRIPPLE = 217Hz	86		dB

Submit Documentation Feedback

Copyright © 2007–2012, Texas Instruments Incorporated



Unless otherwise stated $PLL_{DD} = 3.3V$, $D_{DD} = 3.3V$, $BB_{DD} = 1.8V$, $A_{DD} = 3.3V$, $LS_{DD} = 3.3V$. The following specifications apply for the circuit shown in Figure 2 unless otherwise stated. Limits apply for 25°C.

			LM49	370	1
Symbol	Parameter	Conditions	Typical ⁽³⁾	Limit ⁽⁴⁾	Units
CP_OUT AMP	LIFIER			•	1
THD+N	Total Harmonic Distortion + Noise	$V_O = 1V_{RMS}$, $5k\Omega$ load	0.02		%
PSRR	Power Supply Rejection Ratio	$C_{BYPASS} = 1.0 \mu F$ $V_{RIPPLE} = 200 mVPP$ $f_{RIPPLE} = 217 Hz$	86		dB
MONO ADC					
R _{ADC}	ADC Ripple		±0.25		dB
DD	ADC Passband	Lower (HPF Mode 1), f _S = 8 kHz	300		Hz
PB _{ADC}		Upper	3470		Hz
CDA	ADC Charles of Attaches	Above Passband	60		dB
SBA _{ADC}	ADC Stopband Attenuation	HPF Notch, 50 Hz/60 Hz (worst case)	58		dB
SNR _{ADC}	ADC Signal to Noise Ratio	From CPI, A-weighted	90		dB
ADC _{LEVEL}	ADC Full Scale Input Level		1		V_{RMS}
STEREO DAC					
R _{DAC}	DAC Ripple		0.1		dB
PB _{DAC}	DAC Passband		20		kHz
SBA _{DAC}	DAC Stopband Attenuation		70		dB
SNR _{DAC}	DAC Signal to Noise Ratio	A-weighted, AUXOUT	85		dB
DR _{DAC}	DAC Dynamic Range	,	96		dB
DAC	DAC Full Scale Output Level		1		V _{RMS}
PLL ⁽⁸⁾					KINO
		Min		0.5	MHz
F _{IN}	Input Frequency Range	Max		30	MHz
I2S/PCM					
		f _S = 48kHz; 16 bit mode	1.536		MHz
		$f_S = 48kHz$; 25 bit mode	2.4		MHz
f _{I2SCLK}	I2S CLK Frequency	$f_S = 8kHz$; 16 bit mode	0.256		MHz
		$f_S = 8kHz$; 25 bit mode	0.4		MHz
		$f_S = 48kHz$; 16 bit mode	0.768		MHz
		$f_S = 48kHz$; 25 bit mode	1.2		MHz
f _{PCMCLK}	PCM CLK Frequency	$f_S = 46kHz$; 16 bit mode	0.128		MHz
			0.128		MHz
		f _S = 8kHz; 25 bit mode	0.2	40	
DC _{I2S_CLK}	I2S_CLK Duty Cycle	Min		40	% (min)
	IOO MO Data Occide	Max	50	60	% (max)
DC _{I2S_WS}	I2S_WS Duty Cycle		50		%
I2C	IOO Data Oatus Tissa	Defends TRANSFERRING BATA (see see			
T _{I2CSET}	I2C Data Setup Time	Refer to TRANSFERRING DATA for more details		100	ns (min)
T _{I2CHOLD}	I2C Data Hold Time	Refer to TRANSFERRING DATA for more details		300	ns (min
SPI			T		1
T _{SPISETENB}	Enable Setup Time			100	ns (min
T _{SPIHOLD-ENB}	Enable Hold Time			100	ns (min
T _{SPISETD}	Data Setup Time			100	ns (min

⁽⁸⁾ Disabling or bypassing the PLL will usually result in an improvement in noise measurements.



Unless otherwise stated $PLL_{DD} = 3.3V$, $D_{DD} = 3.3V$, $BB_{DD} = 1.8V$, $A_{DD} = 3.3V$, $LS_{DD} = 3.3V$. The following specifications apply for the circuit shown in Figure 2 unless otherwise stated. Limits apply for 25°C.

			LM49		
Symbol	Parameter	Conditions	Typical ⁽³⁾	Limit ⁽⁴⁾	Units
T _{SPIHOLDD}	Data Hold Time			100	ns (min)
T _{SPICL}	Clock Low Time			500	ns (min)
T _{SPICH}	Clock High Time			500	ns (min)
VOLUME COI	NTROL		•		
		Minimum Gain w/ AUX_BOOST OFF	-46.5		dB
VOD	ALIX Values a Gradual Bases	Maximum Gain w/ AUX_BOOST OFF	0		dB
VCR _{AUX}	AUX Volume Control Range	Minimum Gain w/ AUX_BOOST ON	-34.5		dB
		Maximum Gain w/ AUX_BOOST ON	12		dB
		Minimum Gain w/ DAC_BOOST OFF	-46.5		dB
VOD	DAG Valence Gentral Beneral	Maximum Gain w/ DAC_BOOST OFF	0		dB
VCR _{DAC}	DAC Volume Control Range	Minimum Gain w/ DAC_BOOST ON	-34.5		dB
		Maximum Gain w/ DAC_BOOST ON	12		dB
VCR _{CPIN}	ODINI Valence Control Decree	Minimum Gain	-34.5		dB
VCR _{CPIN}	CPIN Volume Control Range	Maximum Gain	12		dB
	MIC Values of Control Bonne	Minimum Gain	6		dB
VCR _{MIC}	MIC Volume Control Range	Maximum Gain	36		dB
	OIDETONE Values Octobel Bases	Minimum Gain	-30		dB
VCR _{SIDE}	SIDETONE Volume Control Range	Maximum Gain	0		dB
SS _{AUX}	AUX VCR Stepsize		1.5		dB
SS _{DAC}	DAC VCR Stepsize		1.5		dB
SS _{CPIN}	CPIN VCR Stepsize		1.5		dB
SS _{MIC}	MIC VCR Stepsize		2		dB
SS _{SIDE}	SIDETONE VCR Stepsize		3		dB
	GAIN W/ STEREO (bit 6 of 0x00h) ENA	BLED (AUX_L & AUX_R signals identical a	nd selected on	to mixer)	1
	·	Minimum Gain from AUX input, BOOST OFF	-34.5		dB
	Loudspeaker Audio Path Gain	Maximum Gain from AUX input, BOOST OFF	12		dB
		Minimum Gain from CPI input	-22.5		dB
		Maximum Gain from CPI input	24		dB
		Minimum Gain from AUX input, BOOST OFF	-52.5		dB
		Maximum Gain from AUX input, BOOST OFF	-6		dB
	Hoodphone Audio Deth Coin	Minimum Gain from CPI input	-40.5		dB
	Headphone Audio Path Gain	Maximum Gain from CPI input	6		dB
		Minimum Gain from MIC input using SIDETONE path w/ VCR _{MIC} gain = 6dB	-30		dB
		Maximum Gain from MIC input using SIDETONE path w/ VCR _{MIC} gain = 6dB	0		dB



Unless otherwise stated $PLL_{DD} = 3.3V$, $D_{DD} = 3.3V$, $BB_{DD} = 1.8V$, $A_{DD} = 3.3V$, $LS_{DD} = 3.3V$. The following specifications apply for the circuit shown in Figure 2 unless otherwise stated. Limits apply for 25°C.

			LM49370		l	
Symbol	Parameter	Conditions	Typical ⁽³⁾	Limit ⁽⁴⁾	Units	
		Minimum Gain from AUX input, BOOST OFF	-40.5		dB	
		Maximum Gain from AUX input, BOOST OFF	6		dB	
	Earpiece Audio Path Gain N S	Minimum Gain from CPI input	-28.5		dB	
		Maximum Gain from CPI input	18		dB	
		Minimum Gain from MIC input using SIDETONE path w/ VCR _{MIC} gain = 6dB	-18		dB	
		Maximum Gain from MIC input using SIDETONE path w/ VCR _{MIC} gain = 6dB	12		dB	
	AUXOUT Audio Path Gain	Minimum Gain from AUX input, BOOST OFF	-46.5		dB	
		Maximum Gain from AUX input, BOOST OFF	0		dB	
		Minimum Gain from CPI input	-34.5		dB	
		Maximum Gain from CPI input	12		dB	
	CPOUT Audio Path Gain	Minimum Gain from AUX input, BOOST OFF	-46.5		dB	
		Maximum Gain from AUX input, BOOST OFF	0		dB	
		Minimum Gain from MIC input	6		dB	
		Maximum Gain from MIC input	36		dB	
otal DC Pow	er Dissipation		•	,		
		DAC (f _S = 48kHz) and HP ON				
	Digital Playback Mode Power Dissipation	f _{MCLK} = 12MHz, PLL OFF	56		mW	
	- g s,	f_{MCLK} = 13MHz, PLL ON f_{PLLOUT} = 12MHz	71		mW	
	Analog Playback Mode Power	AUX Inputs selected and HP ON				
	Dissipation	f _{MCLK} = 13MHz, PLL OFF	22		mW	
	VOICE CODEC Mode Power Dissipation	$\begin{array}{c} \text{PCM DAC } (f_S = 8 \text{kHz}) + \text{ADC } (f_S = 8 \text{kHz}) \\ \text{and EP ON} \end{array}$				
	·	f _{MCLK} = 13MHz, PLL OFF	46		mW	
	VOICE Module Mode Power Dissipation	CP IN selected. EP and CPOUT ON				
	VOICE Module Mode I Ower Dissipation	f _{MCLK} = 13MHz, PLL OFF	27		mW	



System Control

Method 1. I²C Compatible Interface

I²C SIGNALS

In I^2C mode the LM49370 pin SCL is used for the I^2C clock SCL and the pin SDA is used for the I^2C data signal SDA. Both these signals need a pull-up resistor according to I^2C specification. The I^2C slave address for LM49370 is **0011010**₂.

I²C DATA VALIDITY

The data on SDA line must be stable during the HIGH period of the clock signal (SCL). In other words, state of the data line can only be changed when SCL is LOW.





Figure 4. I²C Signals: Data Validity

I²C START AND STOP CONDITIONS

START and STOP bits classify the beginning and the end of the I²C session. START condition is defined as SDA signal transitioning from HIGH to LOW while SCL line is HIGH. STOP condition is defined as the SDA transitioning from LOW to HIGH while SCL is HIGH. The I²C master always generates START and STOP bits. The I²C bus is considered to be busy after START condition and free after STOP condition. During data transmission, I²C master can generate repeated START conditions. First START and repeated START conditions are equivalent, function-wise.



TRANSFERRING DATA

Every byte put on the SDA line must be eight bits long, with the most significant bit (MSB) being transferred first. Each byte of data has to be followed by an acknowledge bit. The acknowledge related clock pulse is generated by the master. The transmitter releases the SDA line (HIGH) during the acknowledge clock pulse. The receiver must pull down the SDA line during the 9th clock pulse, signifying an acknowledge. A receiver which has been addressed must generate an acknowledge after each byte has been received.

After the START condition, the I^2C master sends a chip address. This address is seven bits long followed by an eight bit which is a data direction bit (R/W). The LM49370 address is **0011010₂**. For the eighth bit, a "0" indicates a WRITE and a "1" indicates a READ. The second byte selects the register to which the data will be written. The third byte contains data to write to the selected register.





Figure 5. I²C Chip Address



Register changes take an effect at the SCL rising edge during the last ACK from slave.



w = write (SDA = "0")
r = read (SDA = "1")
ack = acknowledge (SDA pulled down by slave)
rs = repeated start

Figure 6. Example I²C Write Cycle

When a READ function is to be accomplished, a WRITE function must precede the READ function, as shown in the Read Cycle waveform.




Figure 7. Example I²C Read Cycle




Figure 8. I²C Timing Diagram

I²C TIMING PARAMETERS

Symbol	Parameter ⁽¹⁾	Limit		Units
		Min	Max	
1	Hold Time (repeated) START Condition	0.6		μs
2	Clock Low Time	1.3		μs
3	Clock High Time	600		ns
4	Setup Time for a Repeated START Condition	600		ns

(1) Data specified by design

Submit Documentation Feedback



5	Data Hold Time (Output direction, delay generated by LM49370)	300	900	ns
5	Data Hold Time (Input direction, delay generated by the Master)	0	900	ns
6	Data Setup Time	100		ns
7	Rise Time of SDA and SCL	20+0.1C _b	300	ns
8	Fall Time of SDA and SCL	15+0.1C _b	300	ns
9	Set-up Time for STOP condition	600		ns
10	Bus Free Time between a STOP and a START Condition	1.3		μѕ
C _b	Capacitive Load for Each Bus Line	10	200	pF

Method 2. SPI/Microwire Control/3-wire Control

The LM49370 can be controlled via a three wire interface consisting of a clock, data and an <u>active</u> low chip_select. To use this control method connect SPI_MODE to BB_V_{DD} and use TEST_MODE/CS as the chip_select as follows:




Figure 9. SPI Write Transaction

If the application requires read access to the register set; for example to determine the cause of an interrupt request, the GPIO2 pin can be configured as an SPI format serial data output by setting the GPIO_SEL in the GPIO configuration register (0x1Ah) to SPI_SDO. To perform a read rather than a write to a particular address the MSB of the register address field is set to a 1, this effectively mirrors the contents of the register field to read-only locations above 0x80h:




Figure 10. SPI Read Transaction

Figure 11. Three Wire Mode Write Bus Timing




Figure 12. SPI Timing



Status & Control Registers

Table 1. Register Map⁽¹⁾

	T	T	Table	i. Regist	Ci Map	T.	T	Т	T	
Address	Register	7	6	5	4	3	2	1	0	
0x00h	Table 2 BASIC	DAC_	MODE	CAP.	_SIZE	OSC_ENB	PLL_ENB	CHP_	_MODE	
0x01h	Table 3 CLOCKS			R_DI	V			DAC_0	CLK_SEL	
0x02h		FORCERQ	DRCERQ PLL_M							
0x03h	PLL_N				PLL_	_N				
0x04h	PLL_P	VCOFATS		Q_DIV	1		PL	L_P		
0x05h	PLL_MOD	PLLTEST	PLL_CLI				PLL_N_MOI	D	1	
0x06h	ADC_1	HPF_	MODE	SAMPL	E_RATE	RIGHT	LEFT	CPI	MIC	
0x07h	ADC_2	NGZXDD	ADC_CL	K_SEL		PEAKTIME		ADC MUTE	ADC _MODE	
0x08h	AGC_1	NOISE	_GATE_THRES	HOLD	NG_ENB	A	AGC_TARGE	Т	AGC_ENB	
0x09h	AGC_2	AGC _TIGHT	A	GC_DECAY			AGC_M	AX_GAIN		
0x0Ah	AGC_3		AGC_ATTACK			A	GC_HOLD_T	IME		
0x0Bh	MIC_1		INT_EXT	SE_DIFF	MUTE		PREAM	/IP_GAIN		
0x0Ch	MIC_2				DUNCE_TIM E	BTNTYPE	MIC_BIAS	_VOLTAGE	VCMVOLT	
0x0Dh	SIDETONE						SIDETON	NE_ATTEN		
0x0Eh	CP_INPUT			MUTE	E CPI_LE			CPI_LEVEL		
0x0Fh	AUX_LEFT	AUX_DAC	MUTE	BOOST	BOOST AUX_LEFT_LEVEL					
0x10h	AUX_RIGHT	AUX_DAC	MUTE	BOOST		AU	X_RIGHT_LE	EVEL		
0x11h	DAC	USAXLVL	DACMUTE	BOOST			DAC_LEVE	L		
0x12h	CP_OUTPUT				MICGATE	MUTE	LEFT	RIGHT	MIC	
0x13h	AUX OUTPUT					MUTE	LEFT	RIGHT	CPI	
0x14h	LS_OUTPUT					MUTE	LEFT	RIGHT	CPI	
0x15h	HP_OUTPUT		OCL	STEREO	MUTE	LEFT	RIGHT	CPI	SIDE	
0x16h	EP_OUTPUT				MUTE	LEFT	RIGHT	CPI	SIDE	
0x17h	DETECT			HS_DBN(C_TIME		TEMP_INT	BTN_INT	DET_INT	
0x18h	STATUS		GPIN1	GPIN2	TEMP	BTN	MIC	STEREO	HEADSET	
0x19h	3D	CUST _COMP	ATTENUATE	FR	EQ	LEVEL		MODE	3DENB	
0x1Ah	I2SMODE	WORD_ ORDER	I2S_WS_GE	N_MODE	WS_MS	STEREO REVERSE	I2S_MOD E	INENB	OUTENB	
0x1Bh	12SCLOCK	PCM_SYN	ICWIDTH		I2S_CLOCK_	GEN_MODE		CLKSCE	CLK_MS	
0x1Ch	PCMMODE	ALAW/µLA W	COMPAND	SDO_ LSB_HZ	SYNC_MS	CLKSRCE	CLK_MS	INENB	OUTENB	
0x1Dh	PCMCLOCK		PCM_S	YNC_GEN_N	MODE		PCM_CLOC	KGEN MOD	E	
0x1Eh	BRIDGE	MONO_S	UM_MODE	MONO_ SUM_SEL		TX_SEL	I2S_T	X_SEL	PCM_ TX_SEL	
0x1Fh	GPIO	DAC_SRC_ MODE	ADC_SRC_ MODE	DC_SRC_ GPIO 2 SEI GPIO 1 SEI						
0x20h	CMP_0_LSB	CMP_0_LSB								
0x21h	CMP_0_0SB	CMP_0_MSB								
0x22h	CMP_1_LSB				CMP_1	_LSB				
0x23h	CMP_1_MSB				CMP_1	_MSB				
0x24h	CMP_2_LSB				CMP_2	_LSB				
0x25h	CMP_2_MSB				CMP_2	_MSB				
	0									

Product Folder Links: LM49370

Submit Documentation Feedback

⁽¹⁾ The default value of all I2C registers is 0x00h.



BASIC CONFIGURATION REGISTER

This register is used to control the basic function of the chip.

Table 2. BASIC (0x00h)

Bits	Field	Description						
1:0	CHIP_MODE	The LM49370 can be placed in one of four modes which dictate its basic operation. When a new mode is selected the LM49370 will change operation silently and will re-configure the power management profile automatically. The modes are described as follows:						
		CHIP MODE	Audio System	Typical Application				
		002	Off	Power-down Mode				
		012	Off	Stand-by mode with headset event detection				
		102	On	Active without headset event detection				
		112	On	Active with headset event detection				
2	PLL_ENABLE	This enables the PLL.						
3	USE_OSC	If set the power management and control circuits will assume that no external clock is available and will resort to using an on-chip oscillator for headset detection and analog power management functions such as click and pop. The PLL, ADC, and DAC are not wired to use this low quality clock. This bit must be cleared for the part to be fully turned off power-down mode.						
5:4	CAP_SIZE	oilize once charge/discharge is complete, based on the size						
		CAP_SIZE	Bypass Capacitor Size	Turn-off/on time				
		002	0.1 μF	45 ms/75 ms				
		012	1 μF	45 ms/140 ms				
		102	2.2 μF	45 ms/260 ms				
		112	4.7 μF	45 ms/500 ms				
7:6	DAC_MODE			an "fs 2N " audio clock is available, then the DAC can be ock is not available, the PLL can be used to generate a				
		DAC MODE	DAC OSR	Typical Application				
		002	125	48kHz Playback from 12.000MHz				
		012	128	48kHz Playback from 12.288MHz				
		102	64	96kHz Playback from 12.288MHz				
		112	32	192kHz Playback from 24.576MHz				

For reliable headset / push button detection the following bits should be defined before enabling the headset detection system by setting bit 0 of CHIP_MODE:

The OCL-bit (Cap / Capless headphone interface; bit 6 of HP_OUTPUT (0x15h))

The headset insert/removal debounce settings (bits 6:3 of DETECT (0x17h))

The BTN_TYPE-bit (Parallel / Series push button type; bit 3 MIC_2 register (0x0Ch))

The parallel push button debounce settings (bits 5:4 of MIC 2 register (0x0Ch))

All register fields controlling the audio system should be defined before setting bit 1 of CHIP_MODE and should not be altered while the audio sub-system is active.

If the analog or digital levels are below -12dB then it is not necessary to set the stereo bit allowing greater output levels to be obtained for such signals.

CLOCKS CONFIGURATION REGISTER

This register is used to control the clocks throughout the chip.



Table 3. CLOCKS (0x01h)

Bits	Field	Description					
1:0	DAC_CLK	This selects the clock to be used by the audio DAC system.					
		DAC_CLK	DAC Input Source				
		002	MCLK				
		012	PLL_OUTPUT				
		102	I2S_CLK_IN				
		112	PCM_CLK_IN				
7:2	R_DIV	This programs the R divider.					
		R_DIV	Divide Value				
		0	Bypass				
		1	Bypass				
		2	1.5				
		3	2				
		4	2.5				
		5	3				
		6	3.5				
		7	4				
		8	4.5				
		9	5				
		10	5.5				
		11	6				
		12	6.5				
		13 to 61	7 to 31				
		62	31.5				
		63	32				

LM49370 CLOCK NETWORK

The audio ADC operates at 125*fs (or 128*fs), so it requires a 1.000 MHz (or 1.024MHz) clock to sample at 8 kHz (at point $\bf C$ as marked on the following diagram). If the stereo DAC is running at 125*fs (or128*fs), it requires a 12.000MHz (or 12.288MHz) clock (at point $\bf B$) for 48 kHz data. It is expected that the PLL is used to drive the audio system operating at 125*fs unless a 12.000 MHz master clock is supplied or the sample rate is always a multiple of 8 kHz. In this case the PLL can be bypassed to reduce power, with clock division being performed by the Q and R dividers instead. The PLL can also be bypassed if the system is running at 128*fs and a 12.288MHz master clock is supplied and the sample rate is a multiple of 8kHz. The PLL can also use the I²S clock input as a source. In this case, the audio DAC uses the clock from the output of the PLL and the audio ADC either uses the PLL output divided by $2*F_{S(DAC)}/F_{S(ADC)}$ or a system clock divided by Q, this allows n*8 kHz recording and 44.1 kHz playback.

MCLK must be less than or equal to 30 MHz. I2S CLK and PCM CLK should be below 6.144MHz.

When operating at 125*fs, the LM49370 is designed to work from a 12.000 MHz or 11.025 MHz clock at point **A**. When operating at 128*fs, the LM49370 is designed to work from a 12.288MHz or 11.2896 MHz clock at point A. This is used to drive the power management and control logic. Performance may not meet the electrical specifications if the frequency at this point deviates significantly beyond this range.






Figure 13. LM49370 Clock Network

COMMON CLOCK SETTINGS FOR THE DAC & ADC

When DAC_MODE = '00' (bits 7:6 of (0x00h)), the DAC has an over sampling ratio of 125 but requires a 250*fs clock at point **B**. This allows a simple clocking solution as it will work from 12.000 MHz (common in most systems with Bluetooth or USB) at 48 kHz exactly, the following table describes the clock required at point **B** for various clock sample rates in the different DAC modes:

Table 4. Common DAC Clock Frequencies

DAC Sample Rate (kHz)	Clock Required at B (OSR = 125)	Clock Required at B (OSR = 128)
8	2 MHz	2.048 MHz
11.025	2.75625 MHz	2.8224 MHz
12	3 MHz	3.072 MHz
16	4 MHz	4.096 MHz
22.05	5.5125 MHz	5.6448 MHz
24	6 MHz	6.144 MHz
32	8 MHz	8.192 MHz
44.1	11.025 MHz	11.2896 MHz
48	12 MHz	12.288 MHz

NOTE

When DAC_MODE = '01' with the I^2S or PCM interface operating as master, the stereo DAC operates at half the frequency of the clock at point B. This divided by two DAC clock is used as the source clock for the audio port.

The over sampling ratio of the ADC is set by ADC MODE (bit 0 of 0x07h)). The table below shows the required clock frequency at point $\bf C$ for the different ADC modes.

Table 5. Common ADC Clock Frequencies

ADC Sample Rate (kHz)	Clock Required at C (OSR = 125)	Clock Required at C (OSR = 128)
8	1 MHz	1.024 MHz
11.025	1.378125 MHz	1.4112 MHz
12	1.5 MHz	1.536 MHz
16	2 MHz	2.048 MHz
22.05	2.75625 MHz	2.8224 MHz
24	3 MHz	3.072 MHz



Methods for producing these clock frequencies are described in the PLL Section.

PLL M DIVIDER CONFIGURATION REGISTER

This register is used to control the input section of the PLL.

Table 6. PLL M (0x02h)(1)

Bits	Field	Description					
0	RSVD	RESERVED					
6:0	PLL_M	PLL_M	Input Divider Value				
		0	No Divided Clock				
		1	1				
		2	1.5				
		3	2				
		4	2.5				
			3 to 63				
		126	63.5				
		127	64				
7	FORCERQ	If set, the R and Q divider are enabled and the DAC and ADC clocks are propagated. This allows operation of the I ² S and PCM interfaces without the ADC or DAC being enabled, for example to act as a bridge or a clock master.					

⁽¹⁾ See Further Notes on PLL Programming for more detail.

The M divider should be set such that the output of the divider is between 0.5 MHz and 5 MHz.

The division of the M divider is derived from PLL_M such that:

$$M = (PLL_M + 1) / 2$$

PLL N DIVIDER CONFIGURATION REGISTER

This register is used to control the feedback divider of the PLL.

Table 7. PLL_N (0x03h)⁽¹⁾

Bits	Field	Description					
7:0	PLL_N	This programs the PLL feedback divider as follows:					
		PLL_N	Feedback Divider Value				
		0 to 10	10				
		11	11				
		12	12				
		13	13				
		14	14				
		249	249				
		250 to 255	250				

⁽¹⁾ See Further Notes on PLL Programming for further details.

The N divider should be set such that the output of the divider is between 0.5 MHz and 5 MHz. (Fin/M)*N will be the target resting VCO frequency, F_{VCO} . The N divider should be set such that 40 MHz < (Fin/M)*N < 60 MHz. Fin/M is often referred to as F_{comp} (comparison frequency) or F_{ref} (reference frequency), in this document F_{comp} is used.

The integer division of the N divider is derived from PLL_N such that:

For 9 < PLL_N < 251: N = PLL_N

PLL P DIVIDER CONFIGURATION REGISTER

This register is used to control the output divider of the PLL.



Table 8. PLL_P (0x04h)⁽¹⁾

Bits	Field	Descriptio	on					
3:0	PLL_P	This programs the PLL output divider as follows:						
		PLL_P	Output Divider Value					
		0	No Divided Clock					
		1	1					
		2	1.5					
		3	2					
		4	2.5					
			3 to 7					
		14	7.5					
		15	8					
6:4	Q_DIV	This programs the Q Divider						
		Q_DIV	Divide Value					
		0002	2					
		0012	3					
		0102	4					
		0112	6					
		1002	8					
		101 ₂	10					
		1102	12					
		1112	13					
7	FAST_VCO	This programs the PLL VCO range:						
		FAST_VCO	PLL VCO Range					
		0	40 to 60MHz					
		1	60 to 80MHz					

⁽¹⁾ See Further Notes on PLL Programming for more details.

The division of the P divider is derived from PLL_P such that:

$$P = (PLL_P + 1) / 2$$

PLL N MODULUS CONFIGURATION REGISTER

This register is used to control the modulation applied to the feedback divider of the PLL.

Table 9. PLL_N_MOD (0x05h)(1)

Bits	Field	Description					
4:0	PLL_N_MOD	This programs the PLL N divider's fractional component:					
		PLL_N_MOD	Fractional Addition				
		0	0/32				
		1	1/32				
		2 to 30	2/32 to 30/32				
		31	31/32				
6:5	PLL_CLK_SEL	This selects the clock to be used as input for the audio F	PLL.				
		PLL_INPL	JT_CLK				
		002	MCLK				
		012	I2S_CLK_IN				
		102	PCM_CLK_IN				
		112	-				
7	RSVD	Reserved.					

(1) See Further Notes on PLL Programming for more details.



The complete N divider is a fractional divider as such:

$$N = PLL_N + PLL_N_MOD/32$$

If the modulus input is zero then the N divider is simply an integer N divider. The output from the PLL is determined by the following formula:

$$F_{out} = (F_{in}*N)/(M*P)$$

FURTHER NOTES ON PLL PROGRAMMING

The sigma-delta PLL Is designed to drive audio circuits requiring accurate clock frequencies of up to 30MHz with frequency errors noise-shaped away from the audio band. The 5 bits of modulus control provide exact synchronization of 48kHz and 44.1kHz sample rates from any common system clock. In systems where an isochronous I²S data stream is the source of data to the DAC a clock synchronous to the sample rate should be used as input to the PLL (typically the I²S clock). If no isochronous source is available, then the PLL can be used to obtain a clock that is accurate to within 1Hz of the correct sample rate although this is highly unlikely to be a problem.




Figure 14. PLL Overview

Table 10. Example PLL Settings for 48 kHz and 44.1 kHz Sample Rates in DAC MODE 00

F _{in} (MHz)	F _s (kHz)	М	N	Р	PLL_M	PLL_N	PLL_N_MO D	PLL_P	F _{out} (MHz)
11	48	11	60	5	21	60	0	9	12
12.288	48	4	19.53125	5	7	19	17	9	12
13	48	13	60	5	25	60	0	9	12
14.4	48	9	37.5	5	17	37	16	9	12
16.2	48	27	100	5	53	100	0	9	12
16.8	48	14	50	5	27	50	0	9	12
19.2	48	13	40.625	5	25	40	20	9	12
19.44	48	27	100	6	53	100	0	11	12
19.68	48	20.5	62.5	5	40	62	16	9	12
19.8	48	16.5	50	5	32	50	0	9	12
11	44.1	11	55.125	5	21	55	4	9	11.025
11.2896	44.1	8	39.0625	5	15	39	2	9	11.025
12	44.1	5	22.96875	5	9	22	31	9	11.025
13	44.1	13	55.125	5	25	55	4	9	11.025
14.4	44.1	12	45.9375	5	23	45	30	9	11.025
16.2	44.1	9	30.625	5	17	9	20	9	11.025
16.8	44.1	17	55.78125	5	33	30	25	9	11.025
19.2	44.1	16	45.9375	5	31	45	30	9	11.025
19.44	44.1	13.5	38.28125	5	26	38	9	9	11.025
19.68	44.1	20.5	45.9375	4	40	45	30	7	11.025
19.8	44.1	11	30.625	5	21	30	20	9	11.025



Table 11. Example PLL Settings for 48 kHz and 44.1 kHz Sample Rates in DAC MODE 01

F _{in} (MHz)	F _s (kHz)	М	N	Р	PLL_M	PLL_N	PLL_N_MO D	PLL_P	F _{out} (MHz)
12	48	12.5	64	5	24	64	0	9	12.288
13	48	26.5	112.71875	4.5	52	112	23	8	12.288
14.4	48	37.5	128	4	74	128	0	7	12.288
16.2	48	37.5	128	4.5	74	128	0	8	12.288
16.8	48	12.53	32	3.5	24	32	0	6	12.288
19.2	48	12.5	32	4	24	32	0	7	12.288
19.44	48	40.5	128	58	80	128	0	9	12.288
19.68	48	20.5	64	5	40	64	0	9	12.288
19.8	48	37.5	128	5.5	74	128	0	10	12.288
12	44.1	35.5	133.59375	4	70	133	19	7	11.2896
13	44.1	37	144.59375	4.5	73	144	19	8	11.2896
14.4	44.1	37.5	147	5	74	147	0	9	11.2896
16.2	44.1	47.5	182.0625	5.5	94	182	2	10	11.2896
16.8	44.1	12.5	42	5	24	42	0	9	11.2896
19.2	44.1	12.5	36.75	5	24	36	24	9	11.2896
19.44	44.1	37.5	98	4.5	74	98	0	9	11.2896
19.68	44.1	44.5	114.875	4.5	88	114	28	8	11.2896
19.8	44.1	48	136.84375	5	95	136	27	9	11.2896

These tables cover the most common applications, obtaining clocks for derivative sample rates such as 22.05 kHz should be done by increasing the P divider value or using the R/Q dividers.

An example of obtaining 12.000 MHz from 1.536 MHz is shown below (this is typical for deriving DAC clocks from I2S datastreams).

Choose a small range of P so that the VCO frequency is swept between 40 MHz and 60 MHz (or 60–80 MHz if VCOFAST is used). Remembering that the P divider can divide by half integers, for a 12 MHz output, this gives possible P values of 3, 3.5, 4, 4.5, or 5. The M divider should be set such that the comparison frequency (Fcomp) is between 0.5 and 5 MHz. This gives possible M values of 1, 1.5, 2, 2.5, or 3. The most accurate N and N_MOD can be calculated by sweeping the P and M inputs of the following formulas:

 $N = FLOOR\{[(Fout/Fin)*(P*M)],1\}$

 $N_MOD = ROUND{32*[((Fout)/Fin)*(P*M)-N],0}$

This shows that setting M = 1, N = 39+1/16, P = 5 (i.e. $PLL_M = 0$, $PLL_N = 39$, $PLL_N = 39$, $PLL_N = 4$) gives a comparison frequency of 1.536MHz, a VCO frequency of 60 MHz and an output frequency of 12.000 MHz. The same settings can be used to get 11.025 from 1.4112 MHz for 44.1 kHz sample rates.

Care must be taken when synchronization of isochronous data is not possible, i.e. when the PLL has to be used but an exact frequency match cannot be found. The I2S should be master on the LM49370 so that the data source can support appropriate SRC as required. This method should only be used with data being read on demand to eliminate sample rate mismatch problems.

Where a system clock exists at an integer multiple of the required ADC or DAC clock rate it is preferable to use this rather than the PLL. The LM49370 is designed to work in 8, 12, 16, 24, 48 kHz modes from a 12 MHz clock and 8 kHz modes from a 13 MHz clock without the use of the PLL. This saves power and reduces clock jitter which can affect SNR.

PLL Loop Filter

LM49370 requires a second or third order loop filter on PLL_FILT pin. LM49370 demoboard schematic has the recommended values to use for the second order filter. Please refer to the LM49370 demoboard schematic.



ADC_1 CONFIGURATION REGISTER

This register is used to control the LM49370's audio ADC.

Table 12. ADC_1 (0x06h)

Bits	Field	Description					
0	MIC_SELECT	If set the microphone preamp output is added to the ADC input signal.					
1	CPI_SELECT	If set the cell phone input is added to the ADC input	ıt signal.				
2	LEFT_SELECT	If set the left stereo bus is added to the ADC input	signal.				
3	RIGHT_SELECT	If set the right stereo bus is added to the ADC inpu	t signal.				
5:4	ADC_SAMPLE _RATE	This programs the closest expected sample rate of the mono ADC, which is a variable required by the AGC algorithm whenever the AGC is in use. This does not set the sample rate of the mono ADC.					
		ADC_SAMPLE_RATE	Sample Rate				
		002	8 kHz				
		012	12 kHz				
		102	16 kHz				
		11 ₂ 24 kHz					
7:6	HPF_MODE	This sets the HPF of the ADC					
		HPF-MODE	HPF Response				
		002	No HPF				
		01 ₂	F_S = 8 kHz, -0.5 dB @ 300 Hz, Notch @ 55 Hz F_S = 12 kHz, -0.5 dB @ 450 Hz, Notch @ 82 Hz F_S = 16 kHz, -0.5 dB @ 600 Hz, Notch @ 110 Hz				
		102	F_S = 8 kHz, -0.5 dB @ 150 Hz, Notch @ 27 Hz F_S = 12 kHz, -0.5 dB @ 225 Hz, Notch @ 41 Hz F_S = 16 kHz, -0.5 dB @ 300 Hz, Notch @ 55 Hz				
		112	No HPF				

ADC_2 CONFIGURATION REGISTER

This register is used to control the LM49370's audio ADC.

Table 13. ADC_2 (0x07h)

Bit s	Field	Description		
0	ADC_MODE	This sets the oversampling ratio of the ADC		
		MODE	ADC OSR	
		0 125fs		
		1 128fs		
1	ADC_MUTE	If set, the analog inputs to the ADC are muted.		



Table 13. ADC_2 (0x07h) (continued)

Bit s	Field	Description		
4:2	AGC_FRAME_TIME	This sets the frame time to be used by the AGC algorith determines the peak value of the incoming microphone value of the AGC defined by AGC_TARGET (bits [3:1] preamplifier's gain accordingly. AGC_FRAME_TIME based wide variety of speech patterns. (1)	audio signal and compares this value to the target of register (0x08h)) in order to adjust the microphone	
		AGC_FRAME_TIME	Time (ms)	
		0002	96	
		0012	128	
		0102	192	
		011 ₂	256	
		1002	384	
		101 ₂	512	
		1102	768	
		1112	1000	
6:5	ADC_CLK	This selects the clock to be used by the audio ADC system.		
		ADC_CLK	Source	
		002	MCLK	
		012	PLL_OUTPUT	
		102	I2S_CLK_IN	
		11 ₂	PCM_CLK_IN	
7	NGZXDD	If set, the noise gate will not wait for a zero crossing be HPF is disabled and if there is a large DC or low freque	fore mute/unmuting. This bit should be set if the ADC's ency component at the ADC input.	
		NGZXDD	Result	
		0	Noise Gate operates on ZXD events	
		1	Noise Gate operates on frame boundaries	

⁽¹⁾ Refer to the AGC Overview for further detail.

AGC_1 CONFIGURATION REGISTER

This register is used to control the LM49370's Automatic Gain Control. (2)

Table 14. AGC_1 (0x08h)

Bit s	Field	Description			
0	AGC_ENABLE	If set, the AGC controls the analog microphone preamplifier gain into the system. This feature is useful for microphone signals that are routed to the ADC.			
3:1	AGC_TARGET	This programs the target level of the AGC. This will depend on the expected transients and desired headroom. Refer to AGC_TIGHT (bit 7 of 0x09h) for more detail.			
		AGC_TARGET	Target Level		
		0002	-6 dB		
0012			-8 dB		
		010 ₂ -10 dB 011 ₂ -12 dB 100 ₂ -14 dB			
		101 ₂	−16 dB		
		110 ₂	−18 dB		
		111 ₂	−20 dB		
4	NOISE_GATE_ON	If set, signals below the noise gate threshold are muted. The noise gate is only activated after a set period of signal absence.			

Product Folder Links: LM49370

See the AGC Overview.

Submit Documentation Feedback



Table 14. AGC_1 (0x08h) (continued)

Bit s	Field	Description		
7:5	NOISE_ GATE_ THRES	This field sets the expected background noise level rela signals below this level will not result in an AGC gain ch output if the NOISE_GATE_ON is set. This level must b required by the AGC algorithm.	ange of the input and will be gated from the ADC	
		NOISE_GATE_THRES	Level	
		0002	−72 dB	
		0012	−66 dB	
		0102	−60 dB	
		0112	−54 dB	
		1	1002	−48 dB
		101 ₂	−42 dB	
		1102	−36 dB	
		1112	−30 dB	

AGC_2 CONFIGURATION REGISTER

This register is used to control the LM49370's Automatic Gain Control.

Table 15. AGC_2 (0x09h)

Bits	Field	Description		
3:0	AGC_MAX_GAIN	This programs the maximum gain that the AGC algorithm can apply to the microphone preamplifier.		
		AGC_MAX_GAIN	Max Preamplifier Gain	
		00002	6 dB	
		00012	8 dB	
		00102	10 dB	
		00112	12 dB	
		0100 ₂ to 1100 ₂	14 dB to 30 dB	
		1101 ₂	32 dB	
		11102	34 dB	
		1111 ₂	36 dB	
6:4	AGC_DECAY	This programs the speed at which the AGC will increase gains if it detects the input level is a quiet signal.		
		AGC_DECAY	Step Time (ms)	
		0002	32	
		0012	64	
		0102	128	
		0112	256	
		1002	512	
		101 ₂	1024	
		1102	2048	
		1112	4096	



Table 15. AGC_2 (0x09h) (continued)

Bits	Field	Description			
7	AGC_TIGHT	If set, the AGC algorithm controls the microphone preamplifier more exactly. (1)			
	AGC_TIGHT = 0	AGC_TARGET	Min Level	Max Level	
		0002	-6 dB	-3 dB	
		0012	-8 dB	-4 dB	
		0102	−10 dB	−5 dB	
		0112	−12 dB	-6 dB	
		1002	−14 dB	-7 dB	
		1012	−16 dB	-8 dB	
		1102	−18 dB	-9 dB	
		1112	−20 dB	−10 dB	
	AGC_TIGHT = 1	0002	-6 dB	-3 dB	
		0012	-8 dB	−5 dB	
		0102	−10 dB	-7 dB	
		0112	−12 dB	-9 dB	
		1002	−14 dB	−11 dB	
		1012	−16 dB	−13 dB	
		1102	−18 dB	−15 dB	
		1112	−20 dB	−17 dB	

⁽¹⁾ The AGC can be used to control the analog path of the microphone to the output stages or to optimize the microphone path for recording on the ADC. When the analog path is used this bit should be set to ensure the target is tightly adhered to. If the ADC is the only destination of the microphone or the desired analog mixer level is line level then AGC_TIGHT should be cleared, allowing greater dynamic rage of the recorded signal. For further details see the AGC Overview.

AGC_3 CONFIGURATION REGISTER

This register is used to control the LM49370's Automatic Gain Control. (2)

Table 16. AGC_3 (0x0Ah)

Bits	Field	Description		
4:0	AGC_HOLDTIME	This programs the amount of delay before the AGC algorithm begins to adjust the gain of the microphone preamplifier.		
		AGC_HOLDTIME No. of speech segments		
		000002	0	
		000012	1	
		000102	2	
		000112	3	
		00100 ₂ to 11100 ₂	4 to 28	
		11101 ₂	29	
		111102	30	
		111112	31	

(2) See the AGC Overview.



Table 16. AGC_3 (0x0Ah) (continued)

Bits	Field	Description			
7:5	AGC_ATTACK	This programs the speed at which the AGC will reduce gains if it detects the input level is too large.			
		AGC_ATTACK Step Time (ms)			
		0002	32		
		0012	64		
		0102	128		
		0112	256		
		1002	512		
		1012	1024		
		1102	2048		
		1112	4096		

AGC OVERVIEW

The Automatic Gain Control (AGC) system can be used to optimize the dynamic range of the ADC for voice data when the level of the source is unknown. A target level for the output is set so that any transients on the input won't clip during normal operation. The AGC circuit then compares the output of the ADC to this level and increases or decreases the gain of the microphone preamplifier to compensate. If the audio from the microphone is to be output digitally through the ADC then the full dynamic range of the ADC can be used automatically. If the output is through the analog mixer then the ADC is used to monitor the microphone level. In this case, the analog dynamic range is less important than the absolute level, so AGC_TIGHT should be set to tie transients closely to the target level.

To ensure that the system doesn't reduce the quality of the speech by constantly modulating the microphone preamplifier gain, the ADC output is passed through an envelope detector. This frames the output of the ADC into time segments roughly equal to the phonemes found in speech (AGC_FRAME_TIME). To calculate this, the circuit must also know the sample rate of the data from the ADC (ADC_SAMPLERATE). If after a programmable number of these segments (AGC_HOLDTIME), the level is consistently below target, the gain will be increased at a programmable rate (AGC_DECAY). If the signal ever exceeds the target level (AGC_TARGET) then the gain of the microphone is reduced immediately at a programmable rate (AGC_ATTACK). This is demonstrated below:




Figure 15. AGC Operation Example

The signal in the above example starts with a small analog input which, after the hold time has timed out, triggers a rise in the gain $[(1) \rightarrow (2)]$. After some time the real analog input increases and it reaches the threshold for a gain reduction which decreases the gain at a faster rate $[(2) \rightarrow (3)]$ to allow the elimination of typical popping noises.

Only ADC outputs that are considered signal (rather than noise) are used to adjust the microphone preamplifier gain. The signal to noise ratio of the expected input signal is set by NOISE_GATE_THRESHOLD. In some situations it is preferable to remove audio considered to be consisting solely of background noise from the audio output; for example conference calls. This can be done by setting NOISE_GATE_ON. This does not affect the performance of the AGC algorithm.



The AGC algorithm should not be used where very large background noise is present. If the type of input data, application and microphone is known then the AGC will typically not be required for good performance, it is intended for use with inputs with a large dynamic range or unknown nominal level. When setting NOISE_GATE_THRESHOLD be aware that in some mobile phone scenarios the ADC SNR will be dictated by the microphone performance rather than the ADC or the signal. Gain changes to the microphone are performed on zero crossings. To eliminate DC offsets, wind noise, and pop sounds from the output of the ADC, the ADC's HPF should always be enabled.

MIC 1 CONFIGURATION REGISTER

This register is used to control the microphone configuration.

Table 17. MIC 1 (0x0Bh)

Bits	Field	Description			
3:0	PREAMP_GAIN	This programs the gain applied to the microphone preamplifier if the AGC is not in use.			
		PREAMP_GAIN	Gain		
		00002	6 dB		
		00012	8 dB		
		0010 ₂ 10 dE			
		12 dB			
0100 ₂ to 1100 ₂		14 dB to 30 dB			
		1101 ₂	32 dB		
		11102	34 dB		
		11112	36 dB		
4	MIC_MUTE	If set, the microphone preamplifier is muted.			
5	INT_SE_DIFF	If set, the internal microphone is assumed to be single ended and the negative connection is connected to the ADC common mode point internally. This allows a single-ended internal microphone to be used.			
6	INT_EXT	If set, the single ended external microphone is used and the negative microphone input is grounded internally, otherwise internal microphone operation is assumed. (1)			

⁽¹⁾ On changing INT_EXT from internal to external note that the dc blocking cap will not be charged so some time should be taken (300ms for a 1μF cap) between the detection of an external headset and the switching of the output stages and ADC to that input to allow the DC points on either side of this cap to stabilize. This can be accomplished by deselecting the microphone input from the audio outputs and ADC until the DC points stabilize. An active MIC path to CPOUT or the ADC may result in the microphone DC blocking caps causing audio pops under the following situations:1) Switching between internal and external microphone operation while in chip modes '10' or '11'.2) Toggling in and out of powerdown/standby modes.3) Toggling between chip modes '10' and '11' whenever external microphone operation is selected.4) The insertion/removal of a headset while in chip modes '10' or '11' whenever external microphone operation is selected. To avoid these potential pop issues, it is recommended to deselect the microphone input from CPOUT and ADC until the DC points stabilize.

MIC_2 CONFIGURATION REGISTER

This register is used to control the microphone configuration.

Table 18. MIC_2 (0x0Ch)

Bits	Field	Description		
0	OCL_ VCM_ This selects the voltage used as virtual ground (HP_VMID pin) in OCL mode. This will depend on the available supply and the power output requirements of the headphone amplifiers.			
	VOLTAGE	OCL_VCM_VOLTAGE	Voltage	
		0	1.2V	
		1	1.5V	



Table 18. MIC_2 (0x0Ch) (continued)

Bits	Field		Description			
2:1	MIC_ BIAS_ VOLTAGE	This selects the voltage as a reference to the internal and external microphones. Only one bias pin is d at once depending on the INT_EXT bit setting found in the MIC_1 (0x0Bh) register. MIC_BIAS_VOLTA should be set to '11' only if A_V _{DD} > 3.4V. In OCL mode, MIC_BIAS_VOLTAGE = '00' (EXT_BIAS = 2.0' should not be used to generate the EXT_BIAS supply for a cellular headset external microphone. Pleas to Table 19 for more detail.				
		MIC_BIAS_VOLTAGE	EXT_BIAS	/INT_BIAS		
		002	2.0	OV		
		01 ₂ 2.5V				
		10 ₂ 2.8V		8V		
		112	3.3	3.3V		
3	BUTTON_TYPE	If set, the LM49370 assumes that the button (if used) in the headset is in series (series push button) with the microphone, opening the circuit when pressed. The default is for the button to be in parallel (parallel push button), shorting out the microphone when pressed.				
5:4	BUTTON_	This sets the time used for debounci	ng the pushing of the button on a hea	adset with a parallel push button.		
	DEBOUNCE_ TIME	BUTTON_DEB	OUNCE_TIME	Time (ms)		
		00	O_2	0		
		0,	1 ₂	8		
	102			16		
		1:	1 ₂	32		

In OCL mode there is a trade-off between the external microphone supply voltage (EXT_MIC_BIAS - OCL_VCM_ VOLTAGE) and the maximum output power possible from the headphones. A lower OCL_VCM_VOLTAGE gives a higher microphone supply voltage but a lower maximum output power from the headphone amplifiers due to the lower OCL_VCM_VOLTAGE - A_V $_{\rm SS}$.

Table 19. External MIC Supply Voltages in OCL Mode

Available	Recommended EXT_MIC_BIAS	Supply to Microphone	
A_V _{DD}		OCL_VCM_VOLT = 1.5V	OCL_VCM_VOLT = 1.2V
> 3.4V	3.3V	1.8V	2.1V
2.9V to 3.4V	2.8V	1.3V	1.6V
2.8V to 2.9V	2.5V	1.0V	1.3V
2.7V to 2.8V	2.5V	-	1.3V



SIDETONE ATTENUATION REGISTER

This register is used to control the analog sidetone attenuation. (1)

Table 20. SIDETONE (0x0Dh)

Bits	Field	Desci	ription
3:0	:0 SIDETONE_	This programs the attenuation applied to the microphor	ne preamp output to produce a sidetone signal.
	ATTEN	SIDETONE_ATTEN	Attenuation
		00002	-Inf
		00012	−30 dB
		00102	−27 dB
		00112	−24 dB
		01002	−21 dB
		0101 ₂ to 1010 ₂	−18 dB to −3 dB
		1011 ₂ to 1111 ₂	0 dB

⁽¹⁾ An active SIDETONE path to an audio output may result in the microphone DC blocking caps causing audio pops under the following situations:1) Switching between internal and external microphone operation while in chip modes '10' or '11'.2) Toggling in and out of powerdown/standby modes.3) Toggling between chip modes '10' and '11' whenever external microphone operation is selected.4) The insertion/removal of a headset while in chip modes '10' or '11' whenever external microphone operation is selected.To avoid potential pop noises, it is recommended to set SIDETONE_ATTEN to '0000' until DC points have stabilized whenever the SIDETONE path is used.

CP_INPUT CONFIGURATION REGISTER

This register is used to control the differential cell phone input.

Table 21. CP_INPUT (0x0Eh)

Bits	Field	Descr	ription
4:0	CPI_LEVEL	This programs the gain/attenuation applied to the cell p	phone input.
		CPI_LEVEL	Level
		000002	−34.5 dB
		000012	-33 dB
		000102	-31.5 dB
		000112	-30 dB
		00100 to 11100 ₂	−28.5 dB to +7.5 dB
		11101 ₂	+9 dB
		111102	+10.5 dB
		11111 ₂	+12 dB
5	CPI_MUTE	If set, the CPI input is muted at source.	

Product Folder Links: LM49370

Copyright © 2007-2012, Texas Instruments Incorporated



AUX_LEFT CONFIGURATION REGISTER

This register is used to control the left aux analog input.

Table 22. AUX_LEFT (0x0Fh)

Bits	Field		Description	
4:0	AUX_	This programs the gain/attenuation applied to the AUX LEFT analog input to the mixer. (1)		
	LEFT_ LEVEL	AUX_LEFT_LEVEL	Level (With Boost)	Level (Without Boost)
		000002	−34.5 dB	−46.5 dB
		000012	-33 dB	-45 dB
		000102	−31.5 dB	-43.5 dB
		000112	−30 dB	-42 dB
		00100 to 11100 ₂	-28.5 dB to +7.5 dB	-40.5 dB to -4.5 dB
		11101 ₂	+9 dB	−3 dB
		111102	+10.5 dB	−1.5 dB
		11111 ₂	+12 dB	0 dB
5	AUX_ LEFT_ BOOST	If set, the gain of the AUX_LEFT inp	out to the mixer is increased by 12 dB	(see above).
6	AUX_L_MUTE	If set, the AUX LEFT input is muted.		
7	AUX_OR_DAC_L	If set, the AUX LEFT input is passed mixer.	f set, the AUX LEFT input is passed to the mixer, the default is for the DAC LEFT output to be passed to the	

⁽¹⁾ The recommended mixer level is 1V RMS. The auxiliary analog inputs can be boosted by 12 dB if enough headroom is available. Clipping may occur if the analog power supply is insufficient to cater for the required gain.

AUX_RIGHT CONFIGURATION REGISTER

This register is used to control the right aux analog input.

Table 23. AUX_RIGHT (0x10h)

Bits	Field		Description	
4:0	AUX_	This programs the gain/attenuation applied to the AUX RIGHT analog input to the mixer. (1)		
	RIGHT_ LEVEL	AUX_RIGHT_LEVEL	Level (With Boost)	Level (Without Boost)
		000002	−34.5 dB	-46.5 dB
		000012	-33 dB	−45 dB
		000102	−31.5 dB	-43.5 dB
		000112	-30 dB	-42 dB
		00100 to 11100 ₂	−28.5 dB to +7.5 dB	-40.5 dB to -4.5 dB
		11101 ₂	+9 dB	-3 dB
		111102	+10.5 dB	−1.5 dB
		11111 ₂	+12 dB	0 dB
5	AUX_ RIGHT_BOOST	If set, the gain of the AUX_RIGHT input to the mixer is increased by 12 dB (see above).		
6	AUX_R_MUTE	If set, the AUX RIGHT input is muted.		
7	AUX_OR_DAC_R	If set, the AUX RIGHT input is passe the mixer.	If set, the AUX RIGHT input is passed to the mixer, the default is for the DAC RIGHT output to be passed to the mixer.	

⁽¹⁾ The recommended mixer level is 1V RMS. The auxiliary analog inputs can be boosted by 12 dB if enough headroom is available. Clipping may occur if the analog power supply is insufficient to cater for the required gain.



DAC CONFIGURATION REGISTER

This register is used to control the DAC levels to the mixer.

Table 24. DAC (0x11h)

Bits	Field		Description	
4:0	DAC_LEVEL This programs the gain/attenuation applied to the DAC input to the mixer. (1)		(1)	
		DAC_LEVEL	Level (With Boost)	Level (Without Boost)
		000002	−34.5 dB	−46.5 dB
		000012	−33 dB	−45 dB
		000102	−31.5 dB	−43.5 dB
		000112	−30 dB	−42 dB
		00100 to 11100 ₂	-28.5 dB to +7.5 dB	-40.5 dB to -4.5 dB
		11101 ₂	+9 dB	-3 dB
		111102	+10.5 dB	−1.5 dB
		11111 ₂	+12 dB	0 dB
5	DAC_BOOST	If set, the gain of the DAC inputs to t	he mixer is increased by 12dB (see a	above).
6	DAC_MUTE	If set, the stereo DAC input is muted	on the next zero crossing.	
7	USE_AUX_ LEVELS	If set, the gain of the DAC inputs is obalance to be applied.	controlled by the AUX_LEFT and AUX	C_RIGHT registers, allowing a stereo

⁽¹⁾ The output from the DAC is 1V RMS for a full scale digital input. This can be boosted by 12 dB if enough headroom is available. Clipping may occur if the analog power supply is insufficient to cater for the required gain.

CP_OUTPUT CONFIGURATION REGISTER

This register is used to control the differential cell phone output. (2)

Table 25. CP_OUTPUT (0x12h)

Bit s	Field	Description
0	MIC_SELECT	If set, the microphone channel of the mixer is added to the CP_OUT output signal.
1	RIGHT_SELECT	If set, the right channel of the mixer is added to the CP_OUT output signal.
2	LEFT_SELECT	If set, the left channel of the mixer is added to the CP_OUT output signal.
3	CPO_MUTE	If set, the CPOUT output is muted.
4	MIC_NOISE_GAT E	If this is set and NOISE_GATE_ON (register 0x08h) is enabled, the MIC to CPO path will be gated if the signal is determined to be noise by the AGC (that is, if the signal is below the set noise threshold).

⁽²⁾ The gain of cell phone output amplifier is 0 dB.

AUX_OUTPUT CONFIGURATION REGISTER

This register is used to control the differential auxiliary output. (1)

Table 26. AUX_OUTPUT (0x13h)

Bits	Field	Description
0	CPI_SELECT	If set, the cell phone input channel of the mixer is added to the AUX_OUT output signal.
1	RIGHT_SELECT	If set, the right channel of the mixer is added to the AUX_OUT output signal.
2	LEFT_SELECT	If set, the left channel of the mixer is added to the AUX_OUT output signal.
3	AUX_MUTE	If set, the AUX_OUT output is muted.

⁽¹⁾ The gain of the auxiliary output amplifier is 0 dB. If a second (external) loudspeaker amplifier is to be used its gain should be set to 12 dB to match the onboard loudspeaker amplifier gain.



LS OUTPUT CONFIGURATION REGISTER

This register is used to control the loudspeaker output. (1)

Table 27. LS_OUTPUT (0x14h)

Bits	Field	Description
0	CPI_SELECT	If set, the cell phone input channel of the mixer is added to the loudspeaker output signal.
1	RIGHT_SELECT	If set, the right channel of the mixer is added to the loudspeaker output signal.
2	LEFT_SELECT	If set, the left channel of the mixer is added to the loudspeaker output signal.
3	LS_MUTE	If set, the loudspeaker output is muted.
4	RSVD	Reserved.

⁽¹⁾ The gain of the loudspeaker output amplifier is 12 dB.

HP OUTPUT CONFIGURATION REGISTER

This register is used to control the stereo headphone output. (1)

Table 28. HP_OUTPUT (0x15h)

Bits	Field	Description
0	SIDETONE_SELECT	If set, the sidetone channel of the mixer is added to both of the headphone output signals.
1	CPI_SELECT	If set, the cell phone input channel of the mixer is added to both of the headphone output signals.
2	RIGHT_SELECT	If set, the right channel of the mixer is added to the headphone output. If the STEREO bit (0x00h) is set, the right channel is added to the right headphone output signal only. If the STEREO bit (0x00h) is cleared, it is added to both the right and left headphone output signals.
3	LEFT_SELECT	If set, the left channel of the mixer is added to the headphone output. If the STEREO bit (0x00h) is set, the left channel is added to the left headphone output signal only. If the STEREO bit (0x00h) is cleared, it is added to both the right and left headphone output signals.
4	HP_MUTE	If set, the headphone output is muted.
5	STEREO	If set, the mixers assume that the signals on the left and right internal busses are highly correlated and when these signals are combined their levels are reduced by 6dB to allow enough headroom for them to be summed.
6	OCL	If set, the part is placed in OCL (Output Capacitor Less) mode.

⁽¹⁾ The gain of the headphone output amplifier is –6 dB for the cell phone input channel and sidetone channel of the mixer. When the STEREO bit (0x00h) is set, headphone output amplifier gain is –6 dB for the left and right channel. When the STEREO bit (0x00h) is cleared, the headphone output amplifier gain is –12 dB for the left and right channel (to allow enough headroom for adding them and routing them to both headphone amplifiers).

EP OUTPUT CONFIGURATION REGISTER

This register is used to control the mono earpiece output. (1)

Table 29. EP_OUTPUT (0x16h)

Bits	Field	Description
0	SIDETONE_SELECT	If set, the sidetone channel of the mixer is added to the earpiece output signal.
1	CPI_SELECT	If set, the cell phone input channel of the mixer is added to the earpiece output signal.
2	RIGHT_SELECT	If set, the right channel of the mixer is added to the earpiece output signal.
3	LEFT_SELECT	If set, the left channel of the mixer is added to the earpiece output signal.
4	EP_MUTE	If set, the earpiece output is muted.

(1) The gain of the earpiece output amplifier is 6 dB.



DETECT CONFIGURATION REGISTER

This register is used to control the headset detection system.

Table 30. DETECT (0x17h)

Bits	Field	Descr	ription
0	DET_INT	If set, an IRQ is raised when a change is detected in the headset status. Clearing this bit will clear an IRQ that has been triggered by the headset detect.	
1	BTN_INT	If set, an IRQ is raised when the headset button is pressed. Clearing this bit will clear an IRQ that has been triggered by a button event.	
2	TEMP_INT	If set, an IRQ is raised during a temperature event. The power amplifiers off if the internal temperature is too his amplifier is turned on. Clearing this bit will clear an IRC	gh. This bit should not be set whenever the class D
6:3	HS_ DBNC_TIME	This sets the time used for debouncing the analog signinsertion/removal of a headset.	hals from the detection inputs used to sense the
		HS_DBNC_TIME	Time (ms)
		00002	0
		00012	8
		00102	16
		00112	32
		01002	48
		01012	64
		01102	96
		01112	128
		10002	192
		1001 ₂	256
		10102	384
		10112	512
		11002	768
		11012	1024
		11102	1536
		11112	2048

HEADSET DETECT OVERVIEW

The LM49370 has built in monitors to automatically detect headset insertion or removal. The detection scheme can differentiate between mono, stereo, mono-cellular and stereo-cellular headsets. Upon detection of headset insertion or removal, the LM49370 updates read-only bit 0 - headset absence/presence, bit 1- mono/stereo headset and bit 2 - headset without mic / with mic, of the STATUS register (0x18h). Headset insertion/removal and headset type can also be detected in standby mode; this consumes no analog supply current when the headset is absent.

The LM49370 can be programmed to raise an interrupt (set the IRQ pin high) when headset insert/removal is sensed by setting bit 0 of DETECT (0x17h). When headset detection is enabled in active mode and a headset is not detected, the HPL_OUT and HPR_OUT amplifiers will be disabled (switched off for capless mode and muted for AC-coupled mode) and the EXT_BIAS pin will be disconnected from the MIC_BIAS amplifier, irrespective of control register settings.



The LM49370 also has the capability to detect button press, when a button is present on the headset microphone. Both parallel button-type (in parallel with the headset microphone, default value) and series button-type (in series with the headset microphone) can be detected; the button type used needs to be defined in bit 3 of MIC_2 (0x0Ch). Button press can also be detected in stand-by mode; this consumes 10 μ A of analog supply current for a series type push button and 100 μ A for a parallel type push button. Upon button press, the LM49370 updates bit 3 of STATUS (0x18h). In active OCL mode, with internal microphone selected (INT_EXT = 0; (reg 0x0Bh)), if a parallel pushbutton headset is inserted into the system, INT_EXT must be set high before BTN (bit 3 of STATUS (0x18h)) can be read. The LM49370 can also be programmed to raise an interrupt on the IRQ pin when button press is sensed by setting bit 1 of DETECT (0x17h).

The LM49370 provides debounce programmability for headset and button detect. Debounce programmability can be used to reject glitches generated, and hence avoid false detection, while inserting/removing a headset or pressing a button.

Headset insert/removal debounce time is defined by HS_DBNC_TIME; bits 6:3 of DETECT (0x17h). Parallel button press debounce time is defined by BTN_DBNC_TIME; bits 5:4 of MIC_2 (0x0Ch).

Note that since the first effect of a series button press (microphone disconnected) is indistinguishable from headset removal, the debounce time for series button press in defined by HS_DBNC_TIME.

Headset and push button detection can be enabled by setting CHIP_MODE 0; bit 0 of BASIC (0x00h). For reliable headset / push button detection all following bits should be defined before enabling the headset detection system:

- 1. the OCL-bit (AC-Coupled / Capless headphone interface (bit 6 of HP_OUTPUT (0x15h))
- 2. the headset insert/removal debounce settings (bit 6:3 of DETECT (0x17h))
- 3. the BTN_TYPE-bit (Parallel / Series push button type (bit 3 of MIC_2 (0x0Ch))
- 4. the parallel push button debounce settings (bit 5:4 of MIC_2 (0x0Ch))

Figure 16 shows terminal connections and jack configuration for various headsets. Care should be taken to avoid any DC path from the MIC_DET pin to ground when a headset is not inserted.




Figure 16. Headset Configurations Supported by the LM49370

Submit Documentation Feedback



The wiring of the headset jack to the LM49370 will depend on the intended mode of the headphone amplifier:




Figure 17. Connection of Headset Jack to LM49370 Depends on the Mode of the Headphone Amplifier.

In non-OCL mode, two $1k\Omega$ resistors are optional and not needed if chip is active without headset event detection in Basic Register (0x00h) bits 1:0. If chip is active with headset event detection, these two resistors set an internal threshold voltage for a comparator that produces the headphone detect pulse. The value of these should be $1k\Omega$ with tolerance of $\pm 10\%$ or better.

STATUS REGISTER

This register is used to report the status of the device.

Table 31. STATUS (0x18h)(1)(2)

Bits	Field	Description
0	HEADSET	This field is high when headset presence is detected (only valid if the detection system is enabled). (1)
1	STEREO_ HEADSET	This field is high when a headset with stereo speakers is detected (only valid if the detection system is enabled). (1)
2	MIC	This field is high when a headset with a microphone is detected (only valid if the detection system is enabled). (1)

(1) The detection IRQ is cleared when this register has been written to.

(2) This field is cleared whenever the STATUS (0x18h) register has been written to.



Table 31. STATUS (0x18h)⁽¹⁾⁽²⁾ (continued)

Bits	Field	Description		
3	BTN	This field is high when the button on the headset is pressed (only valid if the detection system is enabled). IRQ is cleared when the button has been released and this register has been written to. ⁽²⁾		
4	TEMP	If this field is high then a temperature event has occurred (write to this register to clear IRQ). This field will stay high even when the IRQ is cleared so long as the event occurs. This bit is only valid whenever the loudspeaker amplifier is turned off. (2)		
5	GPIN1	When GPIO_SEL is set to a readable configuration a digital input on GPIO1 can be read back here.		
6	GPIN2	When GPIO_SEL is set to a readable configuration, a digital input on the relevant GPIO can be read back here.		

3D CONFIGURATION REGISTER

This register is used to control the configuration of the 3D circuit.

Table 32. 3D (0x19h)

Bits	Field		Description			
0	3D_ENB	Setting this bit enables the 3D effect. When cleared to zero, the 3D effect is disabled and the 3D module then passes the I ² S left and right channel inputs to the DAC unchanged. The stereo AUX inputs are unaffected by the 3D module.				
1	3D_TYPE	This bit selects between type 1 and type 2 3D sound effect. Clearing this bit to zero selects type 1 effect and setting it to one selects type 2. Type1: Rout = Ri-G*Lout3d, Lout = Li-G*Rout3d Type2: Rout = -Ri-G*Lout3d, Lout = Li+G*Rout3d where, Ri = Right I ² S channel input Li = Left I ² S channel input G = 3D gain level (Mix ratio) Rout3d = Ri filtered through a high-pass filter with a corner frequency controlled by FREQ Lout3d = Li filtered through a high-pass filter with a corner frequency controlled by FREQ				
3:2	LEVEL	This programs the leve	of 3D effect that is applied.			
			LEVEL			
		002	25%			
		012	37.5%			
		102	50%			
		11 ₂ 75%				
5:4	FREQ	This programs the HPF	rolloff (-3dB) frequency of the 3D effect.			
			FREQ			
		002	0Hz			
		012	300Hz			
		102	600Hz			
		112	900Hz			
6	ATTENUATE	Clearing this bit to zero maintains the level of the left and right input channels at the output. Setting this bit to one attenuates the output level by 50%. This may be appropriate for high level audio inputs when type 2 3D effect is used. Type 2 effect involves adding the same polarity of left and right inputs to give the final outputs. Type 2 effect has the potential for creating a clipping condition, however this bit offers an alternative to clipping.				
7	CUST_COMP	If set, the DAC compen Otherwise, the defaults	sation filter may be programmed by the user through registers (0x20h) to(0x25h). are used.			



12S PORT MODE CONFIGURATION REGISTER

This register is used to control the audio data interfaces.

Table 33. I2S Mode (0x1Ah)

Bit s	Field		Description		
0	I2S_OUT_ENB	If set, the I ² S output bus is enabled. If cleared, the I ² S output will be tristate and all RX clocks will be gated.			
1	I2S_IN_ENB	If set, the I ² S input is	enabled. If this bit cleared, the I ² S input is ignored and all TX clocks gated.		
2	I2S_MODE	This programs the for	rmat of the I ² S interface.		
			Definition		
		0	Normal		
		1	Left Justified		
3	I2S_STEREO_REVERSE	SE If set, the left and right channels are reversed.			
			Operation		
		0	Normal		
		1	Reversed		
4	I2S_WS_MS	If set, I2S_WS generation is enabled and is Master. If cleared, I2S_WS acts as slave.			
6:5	I2S_WS_GEN_MODE	This programs the I ² S	S word length.		
			Bits/Word		
		002	16		
		012	25		
		102	32		
		112			
7	I2S_WORD_ORDER	This bit alters the RX set: left then right.	phasing of left and right channels. If this bit is cleared: right then left. If this bit is		




Figure 18. I2S Audio Port CLOCK/SYNC Options

12S PORT CLOCK CONFIGURATION REGISTER

This register is used to control the audio data interfaces.

Table 34. I2S Clock (0x1Bh)

Bit s	Field	Description		
0	I2S_CLOCK_MS	If set, then I ² S clock generation is enabled and is Master. If this bit is cleared, then the I ² S clock is driven by the device slave.		
1	I2S_CLOCK_SOURCE	This selects the source of the clock to be used by the I2S clock generator.		
		I2S_CLOCK_SOURCE Clock is source from		
		0 DAC (from R divider)		
		1 ADC (from Q divider)		



Table 34. I2S Clock (0x1Bh) (continued)

Bit	Field		Description			
s 5:2	I2S_CLOCK_GEN_MODE	This programs a clock divider that divides the clock defined by I2S_CLOCK_SOURCE. This divided clock is used to generate I2S_CLK in Master mode. (1)				
		Value	Divide By	Ratio		
		00002	1			
		00012	2			
		00102	4			
		00112	6			
		01002	8			
		01012	10			
		01102	16			
		01112	20	_		
		10002	2.5	2/5		
		10012	3	1/3		
		10102	3.90625	32/125		
		10112	5	25/125		
		11002	7.8125	16/125		
		1101 ₂	_	_		
		11102	_	_		
		11112	_	_		
7:6	PCM_SYNC_WIDTH	This programs the width of the PCN	1 sync signal.			
			Generate	ed SYNC Looks like:		
		002	1 bit (Used	for Short PCM Modes)		
		012	4 bits (Used	for Long PCM Modes)		
		102	8 bits (Used	for Long PCM Modes)		
		112		d for Long PCM Modes) f the bits/word is less than 16.		

⁽¹⁾ For DAC_MODE = '00', '10', '11', DAC_CLOCK is the clock at the output of the R divider. For DAC_MODE = '01', DAC_CLOCK is a divided by two version of the clock at the output of the R divider.

DIGITAL AUDIO DATA FORMATS

I²S master mode can only be used when the DAC is enabled unless the FORCE_RQ bit is set. PCM Master mode can only be used when the ADC is enabled, unless the FORCE_RQ bit is set. If the PCM receiver interface is operated in slave mode the clock and sync should be enabled at the same time because the PCM receiver uses the first PCM frame to calculate the PCM interface format. This format can not be changed unless a soft reset is issued. Operating the LM49370 in master mode eliminates the risk of sample rate mismatch between the data converters and the audio interfaces.

In slave mode, the PCM and I²S receivers only record the 1st 16 and 18 bits of the serial words respectively. The I²S and PCM formats are as followed:




Figure 19. I²S Serial Data Format (Default Mode)






Figure 20. I²S Serial Data Format (Left Justified)




Figure 21. PCM Serial Data Format (16 bit Slave Example)

PCM PORT MODE CONFIGURATION REGISTER

This register is used to control the audio data interfaces.

Table 35. PCM MODE (0x1Ch)

Bits	Field	Description		
0	PCM_OUT_ENB	If set, the PCM output bus is enabled. If this bit is cleared, thr PCM output will be tristate and all RX clocks will be gated.		
1	PCM_IN_ENB	If set, the PCM input is enabled. If this bit is cleared, the PCM input is ignored and TX clocks are generated.		
3	PCM_CLOCK_SOURCE	DAC or ADC Clock 0 = DAC, 1 = A	ADC ⁽¹⁾	
4	PCM_SYNC_MS	If set, PCM_SYNC generation is enabled and is driven by the device (Master).		
5	PCM_SDO_LSB_HZ	If set, when the PCM port has run out of bits to transmit, it will tristate the SDO output.		
6	PCM_COMPAND	If set, the data sent to the PCM port is companded and the PCM data received by the PCM receiver is treated as companded data.		
7	PCM_ALAW_µLAW	If PCM_ COMPAND is set, then the data across the PCM interface to the DAC and from the ADC is companded as follows:		
		PCM_ALAW_µLAW Commanding Type		
		0	μ-LAW	
		1	A-Law	

⁽¹⁾ For DAC_MODE = '00', '10', '11', DAC_CLOCK is the clock at the output of the R divider. For DAC_MODE = '01', DAC_CLOCK is a divided by two version of the clock at the output of the R divider.






Figure 22. PCM Audio Port CLOCK/SYNC Options

PCM PORT CLOCK CONFIGURATION REGISTER

This register is used to control the configuration of audio data interfaces.

Table 36. PCM Clock (0x1Dh)

Bits	Field		Description	
3:0	PCM_CLOCK_ GEN_MODE	This programs a clock divider that di The divided clock is used to generat	vides the clock defined by PCM	_CLOCK_SOURCE reg(0x1Ch).
		Value	Divide By	Ratio
		00002	1	
		00012	2	
		00102	4	
		00112	6	
		01002	8	
		01012	10	
		01102	16	
		0111 ₂	20	_
		10002	2.5	2/5
		1001 ₂	3	1/3
		10102	3.90625	32/125
		1011 ₂	5	25/125
		1100 ₂	7.8125	16/125
		1101 ₂		_
		1110 ₂		_
		1111 ₂	_	_
6:4	PCM_SYNC_MODE	This programs a clock divider that di PCM_SYNC.	vides PCM_CLK. The divided clo	ock is used to generate
		Valve	Divi	de By
		0002		8
		0012	,	16
		0102		25
		0112		32
		1002		64
		101 ₂	1	28
		1102	-	
		1112	-	_

⁽¹⁾ For DAC_MODE = '00', '10', '11', DAC_CLOCK is the clock at the output of the R divider. For DAC_MODE = '01', DAC_CLOCK is a divided by two version of the clock at the output of the R divider.



SRC CONFIGURATION REGISTER

This register is used to control the configuration of the Digital Routing interfaces. (2)

Table 37. Bridges (0x1Eh)

Bits	Field	Description		
0	PCM_TX_SEL	This controls the data sent to the PCM transmi	itter.	
		PCM_TX_SEL	Source	
		0	ADC	
		1	MONO SUM Circuit	
2:1	I2S_TX_SEL	This controls the data sent to the I ² S transmitte	er.	
		I2S_TX_SEL	Source	
		002	ADC	
		012	PCM Receiver	
		102	DAC Interpolator (oversampled)	
		11 ₂	Disabled	
4:3	DAC_INPUT_SEL	This controls the data sent to the DAC.		
		DAC_INPUT_SEL	Source	
		002	I2S Receiver (In stereo)	
		012	PCM Receiver (Dual Mono)	
		102	ADC	
		11 ₂	Disabled	
5	MONO_SUM_SEL	This controls the data sent to the Stereo to Mo	ono Converter	
		MONO_SUM_SEL	Source	
		0	DAC Interpolated Output	
		1	I2S Receiver Output	
7:6	MONO_SUM_MODE	This controls the operation of the Stereo to Mo	ono Converter.	
		MONO_SUM_ MODE	Operation	
		002	(Left + Right)/2	
		01 ₂	Left	
		102	Right	
		11 ₂	(Left + Right)/2	

⁽²⁾ Please refer to the Application Note AN-1591 (SNAA039) for the detailed discussion on how to use the I²S to PCM Bridge.






Figure 23. I²S to PCM Bridge

GPIO CONFIGURATION REGISTER

This register is used to control the GPIOs and to control the digital signal routing when using the ADC and DAC to perform sample rate conversion.

Table 38. GPIO Control (0x1Fh)

Bits	Field	Description			
2:0	GPIO_1_SEL	This configures the GPIO_1 pin.			
		GPIO_1_SEL	Does What?	Direction	
		0002	Disable	HiZ	
		0012	SPI_SDO	Output	
		0102	Output 0	Output	
		0112	Output 1	Output	
		1002	Read	Input	
		101 ₂	Class D Enable	Output	
		1102	AUX Enable	Output	
	1112		Dig_Mic_Data	Input	
5:3	GPIO_2_SEL	This configures the GPIO_2 pin.		-	
		GPIO_2_SEL	Does What?	Direction	
		0002	Disable	HiZ	
		0012	SPI_SDO	Output	
		0102	Output 0	Output	
		0112	Output 1	Output	
		1002	Read	Input	
		101 ₂	Class D Enable	Output	
		1102	Dig_Mic L Clock	Output	
		1112	Dig_Mic R Clock	Output	
6	ADC_SRC_MODE	If set, the ADC analog is disabled and the digital is enabled, using the resampler input.			
7	DAC_SRC_MODE	This does not have to be set to use I DAC analog to save power.	DAC in SRC mode, but should be se	et if the user wishes to disable the	



DAC PATH COMPENSATION FIR CONFIGURATION REGISTERS

To allow for compensation of roll off in the DAC and analog filter sections an FIR compensation filter is applied to the DAC input data at the original sample rate. Since the DAC can operate at different over sampling ratios the FIR compensation filter is programmable. By default the filter applies approx 2dB of compensation at 20kHz. 5 taps is sufficient to allow passband equalization and ripple cancellation to around +/0.01dB.

The filter can also be used for precise digital gain and simple tone controls although a DSP or CPU should be used for more powerful tone control if required. As the FIR filter must always be phase linear, the coefficients are symmetrical. Coefficients C0, C1, and C2 are programmable, C3 is equal to C1 and C4 is equal to C0. The maximum power of this filter must not exceed that of the examples given below:




Figure 24. FIR Consumption Filter Taps

Sample Rate	DAC_MODE	CO	C1	C2	C3	C4
48kHz	00	334	-2291	26984	-2291	343
48kHz	01	61	-371	25699	-371	61

For DAC_MODE = '00 and '01', the defaults should be sufficient; but for DAC_MODE = '10' and '11', care should be taken to ensure the widest bandwidth is available without requiring such a large attenuation at DC that inband noise becomes audible.

Table 39. Compensation Filter C0 LSBs (0x20h)

Bits	Field	Description
7:0	C0_LSB	Bits 7:0 of C0[15:0]

Table 40. Compensation Filter C0 MSBs (0x21h)

Bits	Field	Description
7:0	C0_MSB	Bits 15:8 of C0[15:0]

Table 41. Compensation Filter C1 LSBs (0x22h)

Bits	Field	Description
7:0	C1_LSB	Bits 7:0 of C1[15:0]

Table 42. Compensation Filter C1 MSBs (0x23h)

Bits	Field	Description
7:0	C1_MSB	Bits 15:8 of C1[15:0]

Table 43. Compensation Filter C2 LSBs (0x24h)

Bits	Field	Description
7:0	C2_LSB	Bits 7:0 of C2[15:0]

www.ti.com

Table 44. Compensation Filter C2 MSBs (0x25h)

Bits	Field	Description
7:0	C2_MSB	Bits 15:8 of C2[15:0]



Typical Performance Characteristics

(For all performance curves AV_{DD} refers to the voltage applied to the A_V_{DD} and LS_V_{DD} pins. DV_{DD} refers to the voltage applied to the D_{VDD} and PLL_{VDD} pins; $AV_{DD} = 3.3V$ and $DV_{DD} = 3.3V$ unless otherwise specified.





Figure 25.



Stereo DAC Frequency Response $f_S = 24kHz$




Figure 29.





Figure 26.






Figure 28.




Figure 30.



(For all performance curves AV_{DD} refers to the voltage applied to the A_{DD} and LS_{DD} pins. DV_{DD} refers to the voltage applied to the D_{DD} and PLL_{DD} pins; $AV_{DD} = 3.3V$ and $DV_{DD} = 3.3V$ unless otherwise specified.








Figure 31.












Figure 36.



(For all performance curves AV_{DD} refers to the voltage applied to the A_{DD} and LS_{DD} pins. DV_{DD} refers to the voltage applied to the D_{DD} and PLL_{DD} pins; $AV_{DD} = 3.3V$ and $DV_{DD} = 3.3V$ unless otherwise specified.





Figure 37.




MONO ADC Frequency Response

f_S = 16kHz, 6dB MIC


+10

-10
-20
-30
-40
-50
-60
-70
-80
-90
-100
20 50 100 200 500 1k 2k 5k 10k 20k

FREQUENCY (Hz)
Figure 41.



 $\begin{array}{c} \text{MONO ADC Frequency Response Zoom} \\ f_S = 8 \text{kHz}, 36 \text{dB MIC} \end{array}$



MONO ADC Frequency Response Zoom $f_S = 16kHz, 6dB MIC$




Figure 42.



(For all performance curves AV_{DD} refers to the voltage applied to the A_{DD} and LS_{DD} pins. DV_{DD} refers to the voltage applied to the D_{DD} and PLL_{DD} pins; $AV_{DD} = 3.3V$ and $DV_{DD} = 3.3V$ unless otherwise specified.





Figure 43.





FREQUENCY (Hz) Figure 47.


2k

5k 10k 20k

50 100 200 500 1k







MONO ADC Frequency Response Zoom f_S = 24kHz, 36dB MIC




Figure 48.

Submit Documentation Feedback


-80


-90

20



(For all performance curves AV_{DD} refers to the voltage applied to the A_{DD} and LS_{DD} pins. DV_{DD} refers to the voltage applied to the D_{DD} and PLL_{DD} pins; $AV_{DD} = 3.3V$ and $DV_{DD} = 3.3V$ unless otherwise specified.










Figure 51.










Figure 50.

MONO ADC Frequency Response Zoom $f_S = 32 kHz, 36 dB MIC$




Figure 52.

MONO ADC HPF Frequency Response $f_S = 16 kHz, 36 dB \ MIC$ (from left to right: HPF_MODE '00', '10', '01')






Figure 54.




(For all performance curves AV_{DD} refers to the voltage applied to the $A_{L}V_{DD}$ and $LS_{L}V_{DD}$ pins. DV_{DD} refers to the voltage applied to the D_{DD} and PLL_{DD} pins; $AV_{DD} = 3.3V$ and $DV_{DD} = 3.3V$ unless otherwise specified.







MIC INPUT VOLTAGE (Vrms) Figure 57.








Figure 56.






Figure 58.





FREQUENCY (Hz)

Figure 60.



(For all performance curves AV_{DD} refers to the voltage applied to the A_V_{DD} and LS_V_{DD} pins. DV_{DD} refers to the voltage applied to the D_V_{DD} and PLL_V_{DD} pins; $AV_{DD} = 3.3V$ and $DV_{DD} = 3.3V$ unless otherwise specified.




Figure 61.






Figure 63.





FREQUENCY (Hz) Figure 62.




Figure 64.






Figure 66.



(For all performance curves AV_{DD} refers to the voltage applied to the A_V_{DD} and LS_V_{DD} pins. DV_{DD} refers to the voltage applied to the D_V_{DD} and PLL_V_{DD} pins; $AV_{DD} = 3.3V$ and $DV_{DD} = 3.3V$ unless otherwise specified.



FREQUENCY (Hz) Figure 67.



FREQUENCY (Hz) Figure 69.





Figure 71.



FREQUENCY (Hz) Figure 68.




Figure 70.




Figure 72.

Copyright © 2007–2012, Texas Instruments Incorporated



PSRR (dB)

-60


-70

-80


-90

-100


(For all performance curves AV_{DD} refers to the voltage applied to the A_V_{DD} and LS_V_{DD} pins. DV_{DD} refers to the voltage applied to the D_{DD} and PLL_{DD} pins; $AV_{DD} = 3.3V$ and $DV_{DD} = 3.3V$ unless otherwise specified.



FREQUENCY (Hz) Figure 73.



FREQUENCY (Hz) Figure 75.



vs Frequency AV_{DD} = 5V, 0dB AUX (AUX inputs terminated) -10 -20 -30 -40 -50

Earpiece PSRR

50 100 200 500 1k 2k 5k 10k 20k 50k 100k

FREQUENCY (Hz) Figure 74.




Figure 76.




Figure 78.



-100


Typical Performance Characteristics (continued)

(For all performance curves AV_{DD} refers to the voltage applied to the A_V_{DD} and LS_V_{DD} pins. DV_{DD} refers to the voltage applied to the D_V_{DD} and PLL_V_{DD} pins; $AV_{DD} = 3.3V$ and $DV_{DD} = 3.3V$ unless otherwise specified.

Headphone PSRR vs Frequency AV_{DD} = 3.3V, 0dB AUX, OCL 1.2V (AUX inputs terminated) -10 -20 -30 -40 -50 -60 -70 -80 -90


FREQUENCY (Hz) Figure 79.

50 100 200 500 1k 2k




FREQUENCY (Hz) Figure 81.

Headphone PSRR Frequency AV_{DD} = 3.3V, 0dB ADC, OCL 1.2V (DAC input selected)



FREQUENCY (Hz) Figure 83.


Headphone PSRR



FREQUENCY (Hz) Figure 80.

Headphone PSRR

vs Frequency AV_{DD} = 5V, 0dB CPI, OCL 1.2V (CPI input terminated)




FREQUENCY (Hz)

Figure 82.

Headphone PSRR

Frequency AV_{DD} = 5V, 0dB ADC, OCL 1.2V (DAC input selected)




FREQUENCY (Hz)


Figure 84.



(For all performance curves AV_{DD} refers to the voltage applied to the A_V_{DD} and LS_V_{DD} pins. DV_{DD} refers to the voltage applied to the D_V_{DD} and PLL_V_{DD} pins; $AV_{DD} = 3.3V$ and $DV_{DD} = 3.3V$ unless otherwise specified.



FREQUENCY (Hz) Figure 85.



FREQUENCY (Hz) Figure 87.






Figure 89.




FREQUENCY (Hz) Figure 86.



FREQUENCY (Hz) Figure 88.


Headphone PSRR
vs
Frequency AV_{DD} = 5V, 0dB DAC, OCL 1.5V
(DAC input selected)




FREQUENCY (Hz) Figure 90.



(For all performance curves AV_{DD} refers to the voltage applied to the A_V_{DD} and LS_V_{DD} pins. DV_{DD} refers to the voltage applied to the D_V_{DD} and PLL_V_{DD} pins; $AV_{DD} = 3.3V$ and $DV_{DD} = 3.3V$ unless otherwise specified.




FREQUENCY (Hz) Figure 91.




FREQUENCY (Hz) Figure 93.

50 100 200 500 1k 2k 5k 10k 20k 50k 100k


20




FREQUENCY (Hz) Figure 95.




FREQUENCY (Hz) Figure 92.



FREQUENCY (Hz) Figure 94.





FREQUENCY (Hz) Figure 96.



(For all performance curves AV_{DD} refers to the voltage applied to the A_{DD} and LS_{DD} pins. DV_{DD} refers to the voltage applied to the D_{DD} and PLL_{DD} pins; $AV_{DD} = 3.3V$ and $DV_{DD} = 3.3V$ unless otherwise specified.




Figure 97.

Loudspeaker PSRR vs





Figure 99.

Loudspeaker PSRR



Loudspeaker PSRR




Figure 98.

Loudspeaker PSRR

vs Frequency AV_{DD} = 5V, 0dB CPI (CPI input terminated)




Figure 100.

Loudspeaker PSRR





Figure 102.




(For all performance curves AV_{DD} refers to the voltage applied to the A_V_{DD} and LS_V_{DD} pins. DV_{DD} refers to the voltage applied to the D_V_{DD} and PLL_V_{DD} pins; $AV_{DD} = 3.3V$ and $DV_{DD} = 3.3V$ unless otherwise specified.

INT/EXT MICBIAS PSRR



FREQUENCY (Hz) Figure 103.

INT/EXT MICBIAS PSRR



FREQUENCY (Hz) Figure 105.

INT/EXT MICBIAS PSRR






Figure 107.

INT/EXT MICBIAS PSRR




FREQUENCY (Hz) Figure 104.



FREQUENCY (Hz) Figure 106.

INT/EXT MICBIAS PSRR




FREQUENCY (Hz)


Figure 108.




(For all performance curves AV_{DD} refers to the voltage applied to the A_{DD} and LS_{DD} pins. DV_{DD} refers to the voltage applied to the D_{DD} and PLL_{DD} pins; $AV_{DD} = 3.3V$ and $DV_{DD} = 3.3V$ unless otherwise specified.



FREQUENCY (Hz) Figure 109.











Figure 110.








(For all performance curves AV_{DD} refers to the voltage applied to the A_{DD} and LS_{DD} pins. DV_{DD} refers to the voltage applied to the D_{DD} and PLL_{DD} pins; $AV_{DD} = 3.3V$ and $DV_{DD} = 3.3V$ unless otherwise specified.








Figure 117.

Headphone THD+N vs Frequency $AV_{DD} = 5V$, OCL 1.2V, 0dB $P_{OUT} = 10mW$, 32Ω





Figure 119.



Headphone THD+N vs Frequency AV_{DD} = 3.3V, OCL 1.2V, 0dB $P_{OUT} = 7.5$ mW, 32Ω

Figure 116.




Figure 118.

Headphone THD+N






Figure 120.



(For all performance curves AV_{DD} refers to the voltage applied to the A_{DD} and LS_{DD} pins. DV_{DD} refers to the voltage applied to the D_{DD} and PLL_{DD} pins; $AV_{DD} = 3.3V$ and $DV_{DD} = 3.3V$ unless otherwise specified.








Figure 123.




Figure 125.




Figure 122.

Earpiece THD+N vs Output Power AV_{DD} = 3.3V, 0dB AUX $f_{OUT} = 1kHz$, 16Ω




Figure 124.

Earpiece THD+N vs tput Power AV_{DD} = 3.3V, 0dB AU




Figure 126.



(For all performance curves AV_{DD} refers to the voltage applied to the A_{DD} and LS_{DD} pins. DV_{DD} refers to the voltage applied to the D_{DD} and PLL_{DD} pins; $AV_{DD} = 3.3V$ and $DV_{DD} = 3.3V$ unless otherwise specified.




Figure 127.







Figure 129.











Figure 132.



(For all performance curves AV_{DD} refers to the voltage applied to the A_V_{DD} and LS_V_{DD} pins. DV_{DD} refers to the voltage applied to the D_V_{DD} and PLL_V_{DD} pins; $AV_{DD} = 3.3V$ and $DV_{DD} = 3.3V$ unless otherwise specified.






Figure 133.





Figure 135.

Headphone THD+N



Headphone THD+N




Figure 134.

Headphone THD+N Output Power AV_{DD} = 3.3V, OCL 1.2V, 12dB DAC f_{OUT} = 1kHz, 16Ω





Figure 136.

Headphone THD+N






Figure 138.



(For all performance curves AV_{DD} refers to the voltage applied to the A_V_{DD} and LS_V_{DD} pins. DV_{DD} refers to the voltage applied to the D_V_{DD} and PLL_V_{DD} pins; $AV_{DD} = 3.3V$ and $DV_{DD} = 3.3V$ unless otherwise specified.




Figure 139.

Headphone THD+N Output Power AV_{DD} = 5V, OCL 1.5V, 0dB DAC $f_{OUT} = 1$ kHz, 16Ω




Figure 141.

Headphone THD+N Output Power AV_{DD} = 5V, OCL 1.5V, 0dB DAC $f_{OUT} = 1$ kHz, 32 Ω




Figure 143.

Headphone THD+N Output Power AV_{DD} = 3.3V, OCL 1.5V, 0dB DAC f_{OUT} = 1kHz, 16Ω




Figure 140.

Headphone THD+N Output Power AV_{DD} = 3.3V, OCL 1.5V, 0dB DAC f_{OUT} = 1kHz, 32 Ω




Figure 142.

Headphone THD+N





Figure 144.



(For all performance curves AV_{DD} refers to the voltage applied to the A_V_{DD} and LS_V_{DD} pins. DV_{DD} refers to the voltage applied to the D_V_{DD} and PLL_V_{DD} pins; $AV_{DD} = 3.3V$ and $DV_{DD} = 3.3V$ unless otherwise specified.



 $\begin{array}{c} \text{Headphone THD+N} \\ \text{Vs} \\ \text{Output Power AV}_{\text{DD}} = \text{5V, OCL 1.5V, 12dB DAC} \\ \text{f}_{\text{OUT}} = \text{1kHz, 32} \\ \end{array}$




Figure 147.

Headphone THD+N vs Output Power AV_{DD} = 5V, SE, 0dB DAC $f_{OUT} = 1kHz$, 16Ω




Figure 149.

Headphone THD+N vs Output Power AV_{DD} = 3.3V, OCL 1.5V, 12dB DAC f_{OUT} = 1kHz, 32 Ω




Figure 146.

Headphone THD+N vs Output Power AV_{DD} = 3.3V, SE, 0dB DAC f_{OUT} = 1kHz, 16Ω




Figure 148.

Headphone THD+N vs Output Power AV_{DD} = 3.3V, SE, 0dB DAC f_{OUT} = 1kHz, 32 Ω





Figure 150.



(For all performance curves AV_{DD} refers to the voltage applied to the A_V_{DD} and LS_V_{DD} pins. DV_{DD} refers to the voltage applied to the D_V_{DD} and PLL_V_{DD} pins; $AV_{DD} = 3.3V$ and $DV_{DD} = 3.3V$ unless otherwise specified.



Headphone THD+N vs Output Power AV_{DD} = 5V, SE, 12dB DAC f_{OUT} = 1kHz, 16Ω






Figure 153.

Headphone THD+N vs Output Power AV_{DD} = 5V, SE, 12dB DAC $f_{OUT} = 1 kHz, 32\Omega$





OUTPUT POWER (W) Figure 152.

5m 10m 20m 50m 100m 200m

0.001 L ____

Headphone THD+N vs Output Power AV_{DD} = 3.3V, SE, 12dB DAC $_{10}$




Figure 154.

$\begin{array}{c} \text{Headphone THD+N} \\ \text{Vs} \\ \text{Output Power AV}_{DD} = 3.3\text{V, OCL 1.2V, 0dB AUX} \\ \text{f}_{\text{OUT}} = 1\text{kHz, 16}\Omega \\ \end{array}$





Figure 156.




(For all performance curves AV_{DD} refers to the voltage applied to the A_{DD} and LS_{DD} pins. DV_{DD} refers to the voltage applied to the D_{DD} and PLL_{DD} pins; $AV_{DD} = 3.3V$ and $DV_{DD} = 3.3V$ unless otherwise specified.




Headphone THD+N

Figure 157.



Headphone THD+N Output Power AV_{DD} = 3.3V, OCL 1.2V, 12dB AUX f_{OUT} = 1kHz, 32 Ω



Headphone THD+N





Figure 158.

Headphone THD+N



Headphone THD+N Output Power AV_{DD} = 5V, OCL 1.2V, 0dB AUX $f_{OUT} = 1 \text{kHz}$, 32 Ω





Figure 162.



(For all performance curves AV_{DD} refers to the voltage applied to the A_V_{DD} and LS_V_{DD} pins. DV_{DD} refers to the voltage applied to the D_V_{DD} and PLL_V_{DD} pins; $AV_{DD} = 3.3V$ and $DV_{DD} = 3.3V$ unless otherwise specified.



Headphone THD+N Output Power AV_{DD} = 5V, OCL 1.2V, 0dB CPI f_{OUT} = 1kHz, 16 Ω






Figure 165.





Headphone THD+N Output Power AV_{DD} = 3.3V, OCL 1.2V, 0dB CPI f_{OUT} = 1kHz, 16 Ω




Figure 164.

Headphone THD+N Output Power AV_{DD} = 3.3V, OCL 1.2V, 0dB CPI f_{OUT} = 1kHz, 32 Ω




Figure 166.

Headphone THD+N





Figure 168.



(For all performance curves AV_{DD} refers to the voltage applied to the A_{DD} and LS_{DD} pins. DV_{DD} refers to the voltage applied to the D_{DD} and PLL_{DD} pins; $AV_{DD} = 3.3V$ and $DV_{DD} = 3.3V$ unless otherwise specified.






Figure 169.





Figure 171.







Figure 173.

Product Folder Links: LM49370



Headphone THD+N Output Power AV_{DD} = 3.3V, OCL 1.5V, 0dB AUX f_{OUT} = 1kHz, 32 Ω

Figure 170.




Figure 172.

Headphone THD+N Output Power AV_{DD} = 5V, OCL 1.5V, 0dB AUX $f_{OUT} = 1$ kHz, 32 Ω




Figure 174.

Copyright © 2007-2012, Texas Instruments Incorporated



(For all performance curves AV_{DD} refers to the voltage applied to the A_V_{DD} and LS_V_{DD} pins. DV_{DD} refers to the voltage applied to the D_V_{DD} and PLL_V_{DD} pins; $AV_{DD} = 3.3V$ and $DV_{DD} = 3.3V$ unless otherwise specified.





Figure 175.







Figure 177.

Headphone THD+N Output Power AV_{DD} = 5V, OCL 1.5V, 0dB CPI f_{OUT} = 1kHz, 32 Ω



Headphone THD+N





Figure 176.






Figure 178.

Headphone THD+N




Figure 180.

Copyright © 2007-2012, Texas Instruments Incorporated



(For all performance curves AV_{DD} refers to the voltage applied to the A_V_{DD} and LS_V_{DD} pins. DV_{DD} refers to the voltage applied to the D_{DD} and PLL_{DD} pins; $AV_{DD} = 3.3V$ and $DV_{DD} = 3.3V$ unless otherwise specified.





Figure 181.



Output Power AV_{DD} = 5V, SE, 0dB CPI f_{OUT} = 1kHz, 16 Ω 5 2 0.5 (%) N+QHJ 0.2 0.1 0.05 0.02 0.01 0.005 0.002 0.001 1m 2m 5m 10m 20m 50m 100m 200m OUTPUT POWER (W)

Figure 185.

Headphone THD+N






Figure 182.







Headphone THD+N


Figure 186.





(For all performance curves AV_{DD} refers to the voltage applied to the A_{DD} and LS_{DD} pins. DV_{DD} refers to the voltage applied to the D_{DD} and PLL_{DD} pins; $AV_{DD} = 3.3V$ and $DV_{DD} = 3.3V$ unless otherwise specified.
















Copyright © 2007–2012, Texas Instruments Incorporated



(For all performance curves AV_{DD} refers to the voltage applied to the A_{DD} and LS_{DD} pins. DV_{DD} refers to the voltage applied to the D_{DD} and PLL_{DD} pins; $AV_{DD} = 3.3V$ and $DV_{DD} = 3.3V$ unless otherwise specified.






OUTPUT POWER (W) **Figure 195.**


50m 100m 200m 500m


0.005


0.002

0.001 L 20m











(For all performance curves AV_{DD} refers to the voltage applied to the A_{DD} and LS_{DD} pins. DV_{DD} refers to the voltage applied to the D_{DD} and PLL_{DD} pins; $AV_{DD} = 3.3V$ and $DV_{DD} = 3.3V$ unless otherwise specified.




Figure 199.






Figure 201.



OUTPUT VOLTAGE (VRMS) Figure 203.




AUXOUT THD+N 2 0.5 (%) N + QH1 0.2 0.1 0.05 0.02 0.01 0.005 0.002 0.001 6m10m 20m 50m100m 200m

OUTPUT VOLTAGE (VRMS) Figure 202.

AUXOUT THD+N Output Voltage AV $_{DD}$ = 5V, 12dB DAC f_{OUT} = 1kHz, 5k Ω

500m 1




OUTPUT VOLTAGE (VRMS)


Figure 204.




(For all performance curves AV_{DD} refers to the voltage applied to the A_V_{DD} and LS_V_{DD} pins. DV_{DD} refers to the voltage applied to the D_V_{DD} and PLL_V_{DD} pins; $AV_{DD} = 3.3V$ and $DV_{DD} = 3.3V$ unless otherwise specified.



OUTPUT VOLTAGE (VRMS) **Figure 205.**



OUTPUT VOLTAGE (VRMS) **Figure 207.**






Figure 206.






Figure 208.





(For all performance curves AV_{DD} refers to the voltage applied to the A_V_{DD} and LS_V_{DD} pins. DV_{DD} refers to the voltage applied to the D_V_{DD} and PLL_V_{DD} pins; $AV_{DD} = 3.3V$ and $DV_{DD} = 3.3V$ unless otherwise specified.



 $\begin{array}{c} \text{CPOUT THD+N} \\ \text{Vs} \\ \text{Output Voltage AV}_{DD} = 3.3\text{V}, 36\text{dB MIC} \\ \text{f}_{\text{OUT}} = 1\text{kHz}, 5\text{k}\Omega \end{array}$




Figure 213.






Figure 215.




Figure 212.

$\begin{array}{c} \text{CPOUT THD+N} \\ \text{VS} \\ \text{Output Voltage AV}_{DD} = 5\text{V}, \, 36\text{dB MIC} \\ \text{f}_{OUT} = 1\text{kHz}, \, 5\text{k}\Omega \end{array}$




Figure 214.

Headphone Crosstalk




Figure 216.

Copyright © 2007–2012, Texas Instruments Incorporated




(For all performance curves AV_{DD} refers to the voltage applied to the A_V_{DD} and LS_V_{DD} pins. DV_{DD} refers to the voltage applied to the D_V_{DD} and PLL_V_{DD} pins; $AV_{DD} = 3.3V$ and $DV_{DD} = 3.3V$ unless otherwise specified.

Headphone Crosstalk

VS

Frequency

SE, 0dB AUX, 32 Ω



Submit Documentation Feedback



APPLICATION NOTE

MICROPHONE BIAS CONFIGURATIONS

Schematic Considerations for MEMs Microphones

The internal microphone bias of the LM49370 is provided through a two stage amplifier. Adding a capacitor larger than 100pF directly to this pin can cause instability. In many cases, when using MEMs microphones, a larger bypass capacitor is required on the INT_MIC_BIAS pin. To avoid oscillations and to keep the device stable, it is recommended to add a resistor (R_B) greater than 10Ω in series with the capacitor (C_B). Another option is to bias the MEMs microphone from the 1.8V supply used for D_VD_D/IO_VD_D .




Figure 218. Schematic for MEMs Microphones

Schematic Considerations for ECM Microphones

When using ECM microphones, refer to the configurations shown in Figure 219 to bias the microphones.




Figure 219. Schematic Option for ECM Microphones

PCB LAYOUT CONSIDERATIONS

A_V_{DD} and LS_V_{DD}

Due to internal ESD diodes structure, for best performance, in the PCB board A_V_{DD} and LS_V_{DD} need to be tied to the same plane, but requires separate bypassing capacitors for each supply rail.

Microphone Inputs

When routing the differential microphone inputs the electrical length of the two traces should be well matched. The differential input pair can be routed in parallel on the same plane or the traces can overlap on two adjacent planes. It is important to surround these traces with a ground plane or trace to isolate the microphone inputs from the noise coupling from the class D amplifier.

Product Folder Links: LM49370




Class D Loudspeaker

To minimize trace resistance and therefore maintain the highest possible output power, the power (LS_V_{DD}) and class D output (LS-, LS+) traces should be as wide as possible. It is also essential to keep these same traces as short and well shielded as possible to decrease the amount of EMI radiation.

Capacitors

All supply bypass capacitors (for A_{DD} , D_{DD} , D_{DD} , D_{DD} , and LS_{DD}), and charge pump capacitors should be as close to the device as possible. Careful consideration should be taken with the ground connection of the analog supply (A_{DD}) bypass cap, for proper performance it should be referenced to a low noise ground plane. The charge pump capacitors and traces connecting the capacitor to the device should be kept away from the input and output traces to avoid noise coupling issues.

LM49370 Demonstration Board Schematic Diagram





Demoboard PCB Layout




Figure 220. Top Silkscreen




Figure 221. Top Layer

Copyright © 2007–2012, Texas Instruments Incorporated






Figure 222. Mid Layer 1




Figure 223. Mid Layer 2






Figure 224. Bottom Layer




Figure 225. Bottom Silkscreen



REVISION HISTORY

Rev	Date	Description
1.0	02/14/07	Initial release.
1.01	01/08/08	Fixed a typo on X3 value (Physical Dimension section) in the last page.
1.02	02/11/08	Text edits.
1.03	03/31/11	Input edits and added the section "PLL LOOP FILTER".
1.04	05/26/11	Added the Application Note section.
1.05	06/02/11	Edited (tweak) Figures 16 and 17 (schematics for MEM and ECM microphones) respectively. Also added the paragraph "In non-OCL mode, two 1kohm resistors are optional (under Figure 9, Connection of Headset)
1.06	03/09/12	Replaced curve 20191721 (stereo DAC crosstalk, 32Ω) with 201917k5

Submit Documentation Feedback

Product Folder Links: LM49370



PACKAGE OPTION ADDENDUM

11-Apr-2013

PACKAGING INFORMATION

Orderable Device		Package Type	Package Drawing	Pins	Package Qty		Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing		Qty	(2)		(3)		(4)	
LM49370RL/NOPB	ACTIVE	DSBGA	YPG	49	250	Green (RoHS & no Sb/Br)	SNAG	Level-1-260C-UNLIM	-40 to 85	GI3	Samples
LM49370RLX/NOPB	ACTIVE	DSBGA	YPG	49	1000	Green (RoHS & no Sb/Br)	SNAG	Level-1-260C-UNLIM	-40 to 85	GI3	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 16-Nov-2012


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM49370RL/NOPB	DSBGA	YPG	49	250	178.0	12.4	4.19	4.19	0.76	8.0	12.0	Q1
LM49370RLX/NOPB	DSBGA	YPG	49	1000	178.0	12.4	4.19	4.19	0.76	8.0	12.0	Q1

www.ti.com 16-Nov-2012



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM49370RL/NOPB	DSBGA	YPG	49	250	203.0	190.0	41.0
LM49370RLX/NOPB	DSBGA	YPG	49	1000	206.0	191.0	90.0



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>