# LM3532 High Efficiency White LED Driver with Programmable Ambient Light Sensing Capability and $1^{2} C$-Compatible Interface <br> Check for Samples: LM3532 

## FEATURES

- Drives up to 3 Parallel High-Voltage LED Strings at 40V Each with up to $90 \%$ Efficiency
- 0.4\% Typical Current Matching Between Strings
- 256 Level Logarithmic and Linear Brightness Control with 14-Bit Equivalent Dimming
- $I^{2} \mathrm{C}$-compatible Interface
- Direct Read Back of Ambient Light Sensor via 8-bit ADC
- Programmable Dual Ambient Light Sensor Inputs with Internal Sensor Gain Selection
- Dual External PWM Inputs for LED Brightness Adjustment
- Independent Current String Brightness Control
- Programmable LED Current Ramp Rates
- 40V Over-Voltage Protection
- 1A Typical Current Limit


## APPLICATIONS

## - Power Source for White LED Backlit LCD Displays <br> - Programmable Keypad Backlight

## DESCRIPTION

The LM3532 is a 500 kHz fixed frequency asynchronous boost converter which provides the power for 3 high-voltage, low-side current sinks. The device is programmable over an $I^{2} \mathrm{C}$-compatible interface and has independent current control for all three channels. The adaptive current regulation method allows for different LED currents in each current sink thus allowing for a wide variety of backlight + keypad applications.

The main features of the LM3532 include dual ambient light sensor inputs each with 32 internal voltage setting resistors, 8 -bit logarithmic and linear brightness control, dual external PWM brightness control inputs, and up to 1000:1 dimming ratio with programmable fade in and fade out settings.
The LM3532 is available in a 16 -bump, 0.4 mm pitch thin DSBGA ( $1.745 \mathrm{~mm} \times 1.845 \mathrm{~mm} \times 0.6 \mathrm{~mm}$ ). The device operates over a 2.7 V to 5.5 V input voltage range and the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range.

## Typical Application Circuit



[^0]
## Application Circuit Component List

| Component | Manufacturer's Part Number | Value | Size (mm) | Current/Voltage <br> Rating (Resistance) |
| :---: | :---: | :---: | :---: | :---: |
| White LED <br> Driver | LM3532 |  | $1.745 \mathrm{~mm} \times 1.845 \mathrm{~mm} \times 0.6 \mathrm{~mm}$ |  |
| L | COILCRAFT <br> LPS4018-103ML | $10 \mu \mathrm{H}$ | $3.9 \mathrm{~mm} \times 3.9 \mathrm{~mm} \times 1.7 \mathrm{~mm}$ | $1 \mathrm{~A}\left(\mathrm{R}_{\mathrm{DC}}=0.2 \Omega\right)$ |
| COUT | Murata <br> GRM21BR71H105KA12L | $1 \mu \mathrm{~F}$ | 0805 | 50 V |
| CIN | Murata <br> GRM188R71A225KE15D | $2.2 \mu \mathrm{~F}$ | 0603 | 10 V |

## Connection Diagram

Top View


Figure 1. 16 -Bump ( $1.745 \mathrm{~mm} \times 1.845 \mathrm{~mm} \times 0.6 \mathrm{~mm}$ ) DSBGA Package YFQ0016

## PIN DESCRIPTIONS

| Pin | Name | Description |
| :---: | :---: | :--- |
| A1 | OVP | Output Voltage Sense Connection for Over Voltage Sensing. Connect OVP to the positive <br> terminal of the output capacitor. |
| A2 | ILED3 | Input Terminal to High Voltage Current Sink \#3 (40V max). The boost converter regulates the <br> minimum of ILED1, ILED2, or ILED3 to 0.4V. |
| A3 | ILED2 | Input Terminal to High Voltage Current Sink \#2 (40V max). The boost converter regulates the <br> minimum of ILED1, ILED2, or ILED3 to 0.4V. |
| A4 | ILED1 | Input Terminal to High Voltage Current Sink \#1 (40V max). The boost converter regulates the <br> minimum of ILED1, ILED2, or ILED3 to 0.4V. |
| B1 | ALS1 | Ambient Light Sensor Input 1. |
| B2 | ALS2 | Ambient Light Sensor Input 2. |
| B3 | HWEN | Active High Hardware Enable. Pull this pin high to enable the LM3532. HWEN is a high <br> impedance input. |
| C1 | PWM2 | Input Voltage Connection. Bypass IN to GND with a minimum 2.2 $\mu \mathrm{RF}$ ceramic capacitor. |
| C2 | PWM1 | External PWM Brightness Control Input 2. |
| C3 | INT | Programmable Interrupt Pin. INT is an open drain output that pulls low when the ALS changes <br> zones. |
| C4 | GND | Ground |
| D1 | SDA | Serial Data Connection for IC-Compatible Interface |
| D2 | SCL | Serial Clock Connection for IC-Compatible Interface |
| D3 | T0 | Unused test input. This pin must be tied externally to GND for proper operation. |
| D4 | Srain Connection for boost converters internal NFET |  |
|  |  |  |

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)(2)(3)}$

| $\mathrm{V}_{\text {IN }}$ to GND | -0.3 V to +6 V |
| :---: | :---: |
| $\mathrm{V}_{\text {SW }}, \mathrm{V}_{\text {OVP }}, \mathrm{V}_{\text {ILED1 }}, \mathrm{V}_{\text {ILED2 }}, \mathrm{V}_{\text {ILED3 }}$ to GND | -0.3 V to +45 V |
| $\mathrm{V}_{\text {SCL }}, \mathrm{V}_{\text {SDA }}, \mathrm{V}_{\text {ALS } 1}, \mathrm{~V}_{\text {ALS2 }}, \mathrm{V}_{\text {PWM } 1}, \mathrm{~V}_{\text {PWM } 2, ~}, \mathrm{~V}_{\text {INT }}, \mathrm{V}_{\text {HWEN }}, \mathrm{V}_{\text {T0 }}$ to GND | -0.3 V to +6 V |
| Continuous Power Dissipation | Internally Limited |
| Junction Temperature ( $\mathrm{T}_{J-\mathrm{MAX}}$ ) | $+150^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Maximum Lead Temperature (Soldering, 10s) ${ }^{(4)}$ | $+300^{\circ} \mathrm{C}$ |
| ESD Rating Human Body Model (5) | 2.0 kV |

(1) Absolute Maximum Ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions for which the device is intended to be functional, but device parameter specifications may not be verified. For verified specifications and test conditions, see the Electrical Characteristics table.
(2) All voltages are with respect to the potential at the GND pin.
(3) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications
(4) For detailed soldering specifications and information, please refer to Application Note AN-1112: DSBGA Wafer Level Chip Scale Package (SNVA009).
(5) The human body model is a 100 pF capacitor discharged through $1.5 \mathrm{k} \Omega$ resistor into each pin. (MIL-STD-883 3015.7).

## OPERATING RATINGS ${ }^{(1)(2)}$

| $\mathrm{V}_{\text {IN }}$ to GND | 2.7 V to 5.5 V |
| :--- | ---: |
| $\mathrm{~V}_{\text {SW }}, \mathrm{V}_{\text {OVP }}, \mathrm{V}_{\text {ILED1 }}, \mathrm{V}_{\text {ILED2 }}, \mathrm{V}_{\text {ILED3 }}$ to GND | 0 to +40 V |
| Junction Temperature Range $\left(\mathrm{T}_{\mathrm{J}}\right)^{(3)(4)}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |

(1) Absolute Maximum Ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions for which the device is intended to be functional, but device parameter specifications may not be verified. For verified specifications and test conditions, see the Electrical Characteristics table.
(2) All voltages are with respect to the potential at the GND pin.
 disengages at $\mathrm{T}_{\mathrm{J}}=+125^{\circ} \mathrm{C}$ (typ.).
(4) In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature ( $T_{A-M A X}$ ) is dependent on the maximum operating junction temperature ( $T_{J-M A X}-O P=$ $+125^{\circ} \mathrm{C}$ ), the maximum power dissipation of the device in the application ( $\mathrm{P}_{\mathrm{D}-\mathrm{MAX}}$ ), and the junction-to ambient thermal resistance of the part/package in the application $\left(\theta_{J A}\right)$, as given by the following equation: $T_{A-M A X}=T_{J-M A X-O P}-\left(\theta_{J A} \times P_{D-M A X}\right)$.

## THERMAL PROPERTIES

Thermal Resistance Junction to Ambient $\left(\mathrm{T}_{\mathrm{JA}}\right)^{(1)}$
$61.3^{\circ} \mathrm{C} / \mathrm{W}$
(1) Junction-to-ambient thermal resistance $\left(\theta_{\mathrm{JA}}\right)$ is taken from a thermal modeling result, performed under the conditions and guidelines set forth in the JEDEC standard JESD51-7. The test board is a 4-layer FR-4 board measuring $102 \mathrm{~mm} \times 76 \mathrm{~mm} \times 1.6 \mathrm{~mm}$ with a $2 \times 1$ array of thermal vias. The ground plane on the board is $50 \mathrm{~mm} \times 50 \mathrm{~mm}$. Thickness of copper layers are $36 \mu \mathrm{~m} / 18 \mu \mathrm{~m} / 18 \mu \mathrm{~m} / 36 \mu \mathrm{~m}(1.5$ $\mathrm{oz} / 1 \mathrm{oz} / 1 \mathrm{oz} / 1.5 \mathrm{oz}$ ). Ambient temperature in simulation is $22^{\circ} \mathrm{C}$ in still air. Power dissipation is 1 W . The value of $\theta_{\mathrm{JA}}$ of this product in the DSBGA package could fall in a range as wide as $60^{\circ} \mathrm{C} / \mathrm{W}$ to $110^{\circ} \mathrm{C} / \mathrm{W}$ (if not wider), depending on PCB material, layout, and environmental conditions. In applications where high maximum power dissipation exists special care must be paid to thermal dissipation issues.

## ELECTRICAL CHARACTERISTICS ${ }^{(1)(2)}$

Limits in standard type face are for $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ and those in boldface type apply over the full operating ambient temperature range $\left(-30^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}\right)$. Unless otherwise specified $\mathrm{V}_{\mathbb{I}}=3.6 \mathrm{~V}$.

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\operatorname{LED}(1 / 2 / 3)}$ | Output Current Regulation Accuracy (ILED1, ILED2 or ILED3) | $2.7 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 5.5 \mathrm{~V}$, ControlX Full-Scale Current Register $=0 x F 3$, Brightness Code $=0 \times F F$ | 18.68 | 20.2 | 21.8 | mA |
| $\mathrm{I}_{\text {MATCH }}{ }^{(3)}$, (4) | ILED2 to ILED3 Current Matching | $2.7 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 5.5 \mathrm{~V}$, $\mathrm{I}_{\text {FULL }}$ SCALE $=$ 20.2mA, Brightness Code $=0 x F F$ | -2 | 0.3 | 2 | \% |
| V ${ }_{\text {REG_CS }}$ | Regulated Current Sink Headroom Voltage |  |  | 400 |  | mV |
| $\mathrm{V}_{\mathrm{HR}}$ | Current Sink Minimum Headroom Voltage | $l_{\text {LED }}=95 \%$ of nominal, $I_{\text {LED }}=20.2$ mA |  | 200 | 240 | mV |
| $\mathrm{R}_{\text {DSON }}$ | NMOS Switch On Resistance | $\mathrm{I}_{\text {SW }}=100 \mathrm{~mA}$ |  | 0.25 |  | $\Omega$ |
| $\mathrm{I}_{\mathrm{CL}}$ | NMOS Switch Current Limit | $2.7 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 5.5 \mathrm{~V}$ | 880 | 1000 | 1120 | mA |
| $\mathrm{V}_{\text {OVP }}$ | Output Over-Voltage Protection | ON Threshold, 2.7V $\leq \mathrm{V}_{\mathrm{IN}} \leq 5.5 \mathrm{~V}$ | 40 | 41 | 42 | V |
|  |  | Hysteresis |  | 1 |  |  |
| $\mathrm{f}_{\text {SW }}$ | Switching Frequency | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 5.5 \mathrm{~V}$ | 450 | 500 | 550 | kHz |
| $\mathrm{D}_{\text {MAX }}$ | Maximum Duty Cycle |  |  | 94 |  | \% |
| $\mathrm{D}_{\text {MIN }}$ | Minimum Duty Cycle |  |  | 10 |  | \% |
| $\mathrm{I}_{\mathrm{Q}}$ | Quiescent Current into IN, Device Not Switching | ILED1 = ILED2 = ILED3 = 20.2 mA , feedback disabled. |  | 490 |  | $\mu \mathrm{A}$ |
| $\mathrm{l}_{\text {Q_SW }}$ | Switching Supply Current | $\begin{aligned} & I_{\text {LED1 }}=I_{\text {LED2 }}=I_{\text {LED3 }}=20.2 \mathrm{~mA}, \mathrm{~V}_{\text {OUT }} \\ & =32 \mathrm{~V} \end{aligned}$ |  | 1.35 |  | mA |
| $\mathrm{I}_{\text {SHDN }}$ | Shutdown Current | $2.7 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 5.5 \mathrm{~V}$, HWEN = GND |  | 1 | 2 | $\mu \mathrm{A}$ |
| lLED_MIN | Minimum LED Current in ILED1, ILED2 or ILED3 | Full-Scale Current $=20.2 \mathrm{~mA}$ <br> Brightness code $=0 \times 01$, Mapping $=$ Exponential |  | 9.5 |  | $\mu \mathrm{A}$ |
| $\mathrm{T}_{\text {SD }}$ | Thermal Shutdown |  |  | +140 |  | ${ }^{\circ} \mathrm{C}$ |
|  | Hysteresis |  |  | 15 |  |  |
| LOGIC INPUTS/OUTPUTS (PWM1, PWM2, HWEN, SCL, SDA, INT) |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IL }}$ | Input Logic Low | $2.7 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 5.5 \mathrm{~V}$ | 0 |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input Logic High | $2.7 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 5.5 \mathrm{~V}$ | 1.2 |  | $\mathrm{V}_{\text {IN }}$ |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Logic Low (SCL, INT) | $2.7 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 5.5 \mathrm{~V}$, $\mathrm{I}_{\text {LOAD }}=3 \mathrm{~mA}$ |  |  | 0.4 | V |
| $\mathrm{R}_{\text {PWM }}$ | PWM Input Internal Pulldown Resistance (PWM1, PWM2) |  |  | 100 |  | k $\Omega$ |
| $\mathbf{I}^{2} \mathrm{C}-\mathrm{COMPATIBLE}$ TIMING SPECIFICATIONS (SCL, SDA, ) ${ }^{(5)}$ |  |  |  |  |  |  |
| $\mathrm{t}_{1}$ | SCL (Clock Period) |  | 2.5 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{2}$ | Data In Setup Time to SCL High |  | 100 |  |  | ns |
| $\mathrm{t}_{3}$ | Data Out Stable After SCL Low |  | 0 |  |  | ns |
| t4 | SDA Low Setup Time to SCL Low (Start) |  | 100 |  |  | ns |
| $t_{5}$ | SDA High Hold Time After SCL High (Stop) |  | 100 |  |  | ns |
| AMBIENT LIGHT SENSOR INPUTS (ALS1, ALS2) |  |  |  |  |  |  |
| $\mathrm{R}_{\mathrm{ALS} 1}, \mathrm{R}_{\text {ALS2 }}$ | ALS Pin Internal Pulldown Resistors | ALS1, ALS2 Resistor Select Register $\begin{aligned} & =0 \times 0 \mathrm{~F}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 5.5 \mathrm{~V} \end{aligned}$ | 2.29 | 2.44 | 2.59 | k $\Omega$ |

(1) All voltages are with respect to the potential at the GND pin.
(2) Min and Max limits are verified by design, test, or statistical analysis. Typical numbers are not verified, but do represent the most likely norm. Unless otherwise specified, conditions for typical specifications are: $\mathrm{V}_{1 \mathrm{~N}}=3.6 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.
(3) All Current sinks for the matching spec are assigned to the same Control Bank.
(4) LED current sink matching between ILED2 and ILED3 is given by taking the difference between either (ILED2 or ILED3) and the average current between the two, and dividing by the average current between the two (ILED2/3-ILED(AVE))/ILED(AVE). This simplifies to (ILED2 - ILED3)/(ILED2 + ILED3). In this test, both ILED2 and ILED3 are assigned to Bank A.
(5) SCL and SDA must be glitch-free in order for proper brightness control to be realized.

## ELECTRICAL CHARACTERISTICS ${ }^{(1)(2)}$ (continued)

Limits in standard type face are for $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ and those in boldface type apply over the full operating ambient temperature range $\left(-30^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}\right)$. Unless otherwise specified $\mathrm{V}_{\mathbb{I}}=3.6 \mathrm{~V}$.

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {ALS_REF }}$ | Ambient Light Sensor Reference <br> Voltage | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathbb{I N}} \leq 5.5 \mathrm{~V}$ | $\mathbf{1 . 9 4}$ | 2 | $\mathbf{2 . 0 6}$ | V |
| $\mathrm{~V}_{\text {OS }}$ | ALS Input Offset Voltage <br> (Code 0 to 1 transition $\left.-\mathrm{V}_{\text {LSB }}\right)$ | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathbb{I N}} \leq 5.5 \mathrm{~V}$ | $\mathbf{0 . 8}$ | 2.5 | $\mathbf{4 . 2}$ | mV |
| $\mathrm{t}_{\text {CONV }}$ | Conversion Time |  |  |  | $\mathbf{1 5 4}$ | $\mu \mathrm{s}$ |
| LSB | ADC Resolution | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathbb{I N}} \leq 5.5 \mathrm{~V}$ |  | $\mathbf{7 . 8 4}$ |  | mV |

## TYPICAL PERFORMANCE CHARACTERISTICS

$\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}$, LEDs (VF = 3.2V@20 mA, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ ), $\mathrm{C}_{\text {OUT }}=1 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{IN}}=2.2 \mu \mathrm{~F}, \mathrm{~L}=$ Coilcraft LPS4018 ( $10 \mu \mathrm{H}$ or $22 \mu \mathrm{H}$ ), $\mathrm{T}_{\mathrm{A}}=$ $+25^{\circ} \mathrm{C}$ unless otherwise specified.


Figure 2.

Efficiency vs $\mathrm{V}_{\text {IN }}$
Dual String, ILED $=20.2 \mathrm{~mA}$ per string $\mathrm{L}=\mathrm{LPS} 4018-103 \mathrm{ML}$ ( $10 \mu \mathrm{H}$ )


Figure 4.
Efficiency vs $\mathrm{V}_{\mathrm{IN}}$
Triple String, ILED $=20.2 \mathrm{~mA}$ per string L = LP'S4018-103ML ( $10 \mu \mathrm{H}$ )


Figure 6.


Figure 3.

Efficiency vs V
Dual String, ILED $=20.2 \mathrm{~mA}$ per string L = LPS4018-103ML ( $10 \mu \mathrm{H}$ )


Figure 5.
Efficiency vs $V^{1}$
Triple String, ILED $=20.2 \mathrm{~mA}$ per string L = LP'S4018-103ML ( $10 \mu \mathrm{H}$ )


Figure 7.

## TYPICAL PERFORMANCE CHARACTERISTICS (continued)

$\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}$, LEDs (VF = 3.2V@20 mA, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ ), $\mathrm{C}_{\text {OUT }}=1 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{IN}}=2.2 \mu \mathrm{~F}, \mathrm{~L}=$ Coilcraft LPS4018 (10 $\mu \mathrm{H}$ or $22 \mu \mathrm{H}$ ), $\mathrm{T}_{\mathrm{A}}=$ $+25^{\circ} \mathrm{C}$ unless otherwise specified.


Efficiency vs $\mathrm{V}_{\text {IN }}$
Dual String, ILED $=20.2 \mathrm{~mA}$ per string L = LPS4018-223ML ( $22 \mu \mathrm{H}$ )


Figure 10.
Efficiency vs $\mathrm{V}_{\text {IN }}$
Triple String, ILED $=20.2 \mathrm{~mA}$ per string L = LPS $4018-223 \mathrm{ML}(22 \mu \mathrm{H})$


Figure 12.

Efficiency vs $V_{\text {IN }}$
Single String, ILED $=20.2 \mathrm{~mA}$ per string $\mathrm{L}=\mathrm{LP} \mathrm{S}^{2} 018$-223ML $(22 \mu \mathrm{H})$


Figure 9.
Efficiency vs $\mathrm{V}_{\mathrm{IN}}$
Dual String, ILED $=20.2 \mathrm{~mA}$ per string $\mathrm{L}=\mathrm{LPS} 4018-223 \mathrm{ML}(22 \mu \mathrm{H})$


Figure 11.

Efficiency vs $\mathrm{V}_{\mathrm{IN}}$ Triple String, $\operatorname{ILED}=20.2 \mathrm{~mA}$ per string L = LP'S4018-223ML (22 $\mu \mathrm{H})$


Figure 13.

## TYPICAL PERFORMANCE CHARACTERISTICS (continued)

$\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}$, LEDs (VF = 3.2V@20 mA, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ ), $\mathrm{C}_{\text {OUT }}=1 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{IN}}=2.2 \mu \mathrm{~F}, \mathrm{~L}=$ Coilcraft LPS4018 (10 $\mu \mathrm{H}$ or $22 \mu \mathrm{H}$ ), $\mathrm{T}_{\mathrm{A}}=$ $+25^{\circ} \mathrm{C}$ unless otherwise specified.


Figure 14.
Efficiency vs ILed
Triple String, VIN $=3.6 \mathrm{~V}$
L = LPS4018-223ML ( $22 \mu \mathrm{H}$ )


Figure 16.


Figure 18.


Figure 15.
Efficiency vs $\mathrm{I}_{\text {Led }}$
Triple String, VIN $=3.6 \mathrm{~V}$
L = LPS4018-223ML (22 $\mu \mathrm{H}$ )


Figure 17.


Figure 19.

## TYPICAL PERFORMANCE CHARACTERISTICS (continued)

$\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}$, LEDs (VF = 3.2V@20 mA, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ ), $\mathrm{C}_{\text {OUT }}=1 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{IN}}=2.2 \mu \mathrm{~F}, \mathrm{~L}=$ Coilcraft LPS4018 (10 $\mu \mathrm{H}$ or $22 \mu \mathrm{H}$ ), $\mathrm{T}_{\mathrm{A}}=$ $+25^{\circ} \mathrm{C}$ unless otherwise specified.

Current Sink Matching vs VIN ILED1 to ILED2 to ILED3
( $\Delta$ ILED is worst case difference between all three strings)


Figure 20.


Figure 22.


Figure 24.


Figure 21.


Figure 23.
Peak to Peak LED Current Ripple vs $\mathrm{f}_{\text {Pwm }}$


Figure 25.

## TYPICAL PERFORMANCE CHARACTERISTICS (continued)

$\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}$, LEDs (VF = 3.2V@20 mA, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ ), $\mathrm{C}_{\text {OUT }}=1 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{IN}}=2.2 \mu \mathrm{~F}, \mathrm{~L}=$ Coilcraft LPS4018 (10 $\mu \mathrm{H}$ or $22 \mu \mathrm{H}$ ), $\mathrm{T}_{\mathrm{A}}=$ $+25^{\circ} \mathrm{C}$ unless otherwise specified.


Figure 26.

## OPERATIONAL DESCRIPTION

## 40V Boost Converter

The LM3532 contains a 40V maximum output voltage, asynchronous boost converter with an integrated $250 \mathrm{~m} \Omega$ switch and three low-side current sinks. Each low-side current sink is independently programmable from 0 to 30 mA.

## Hardware Enable Input

HWEN is the LM3532's global hardware enable input. This pin must be driven high to enable the device. HWEN is a high-impedance input so cannot be left floating. Typically HWEN would be connected through a pullup resistor to the logic supply voltage or driven high from a micro controller. Driving HWEN low will place the LM3532 into a low-current shutdown state and force all the internal registers to their power on reset (POR) states.

## Feedback Enable

Each current sink can be set for feedback enable or feedback disable. When feedback is enabled, the boost converter maintains at least 400 mV across each active current sink. This causes the boost output voltage (VOUT) to raise up or down depending on how many LEDs are placed in series in the highest voltage string. This ensures there is a minimum headroom voltage across each current sink. The potential drawback is that for large differentials in LED counts between strings, the LED voltage can be drastically different causing the excess voltage in the lower LED string to be dropped across its current sink. In situations where there are other voltage sources available, or where the LED count is low enough to use VIN as the power source, the feedback can be disabled on the specific current sink. This allows for the current sink to be active, but eliminates its control over the boost output voltage (see Figure 27). In this situation care must be taken to ensure there is always at least 400 mV of headroom voltage across each active current sink to avoid the current from going out of regulation. Control over the feedback enable/disable is programmable via the Feedback Enable Register (see Table 13).


Figure 27. LM3532 Feedback Enable/Disable

## LM3532 Current Sink Configuration

Control of the LM3532's three current sinks is done by configuring the three internal control banks (Control A, Control B, and Control C) (see Figure 28). Any of the current sinks (ILED1, ILED2, or ILED3) can be mapped to any of the three control banks. Configuration of the control banks is done via the Output Configuration register.


Figure 28. LM3532 Functional Control Diagram

## PWM Inputs

The LM3532 provides two PWM inputs (PWM1 and PWM2) which can be mapped to any of the three Control Banks. PWM input mapping is done through the Control A PWM Configuration register, the Control B PWM Configuration register, and the Control C PWM Configuration register.
Both PWM inputs (PWM1 and PWM2) feed into internal level shifters and lowpass filters. This allows the PWM inputs to accept logic level signals and convert them to analog control signals which can control the assigned Control Banks LED current. The internal lowpass filter at each PWM input has a typical corner frequency of 540 Hz with a Q of 0.5 . This gives a low end useful PWM frequency of around 2 kHz . Frequencies lower then this will cause the LED current to show larger ripple and result in non-linear behavior vs. duty cycle due to the response time of the boost circuit. The upper boundary of the PWM frequency is greater than 100 kHz . Frequencies above 200 kHz will begin to show non linear behavior due to propagation delays through the PWM input circuitry.

## Full-Scale LED Current

There are 32 programmable full-scale current settings for each of the three control banks (Control A, Control B, and Control C). Each control bank has its own independent full-scale current setting (lled_full_scale). Full-scale current for the respective Control Bank is set via the Control A Full-Scale Current Register, the Control B FullScale Current Register, and the Control C Full-Scale Current Register (see Table 12).

## LED Current Ramping

The LM3532 provides 4 methods to control the rate of rise or fall of the LED current during these events:

1. Startup from 0 to the initial target
2. Shutdown
3. Ramp up from one brightness level to the next
4. Ramp down from one brightness level to the next

See Table 4 and Table 5.

## Startup and Shutdown Current Ramping

The startup and shutdown ramp rates are independently programmable in the startup/Shutdown Ramp Rate Register (see Table 4). There are 8 different startup and 8 different shutdown ramp rates. The startup ramp rates are independently programmable from the shutdown ramp rates, but not independently programmable for each Control Bank. For example, programming a startup or shutdown ramp rate, programs the same ramp rate for each Control Bank.

## Run Time Ramp Rates

Current ramping from one brightness level to the next is programmed via the Run Time Ramp Rate Register (see Table 5). There are 8 different ramp-up and 8 different ramp-down rates. The ramp-up rate is independently programmable from the ramp-down rate, but not independently programmable for each Control Bank. For example, programming a ramp-up or a ramp-down rate programs the same rate for each Control Bank.

## LED Current Mapping Modes

All LED current brightness codes are 8 bits ( 256 different levels), where each bit represents a percentage of the programmed full-scale current setting for that particular Control Bank. The percentage of the full-scale current is different depending on which mapping mode is selected. The mapping mode can be either exponential or linear. Mapping mode is selected via bit [1] of the Control A, B, or C Brightness Configuration Registers.

## Exponential Current Mapping Mode

In exponential mapping mode, the backlight code to LED current approximates the following equation:

$$
\begin{equation*}
\mathrm{I}_{\text {LED }}=\mathrm{I}_{\text {LED_FULLSCALE }} \times 0.85^{\left[40 \cdot\left(\frac{\text { Code }+1}{6.4}\right)\right]} \times \mathrm{D}_{\text {PWM }} \tag{1}
\end{equation*}
$$

where Code is the 8 -bit code in the programmed brightness register and $\mathrm{D}_{\text {PWM }}$ is the duty cycle of the PWM input that is assigned to the particular control bank. For the exponential mapped mode (Figure 29) shows the typical response of \% full-scale current setting vs 8 -bit brightness code.


Figure 29. Exponential Mapping Response

## Linear Current Mapping

In linear mapping mode the backlight code to LED current approximates the following equation:

$$
\begin{equation*}
I_{\text {LED }}=I_{\text {LED_FULLSCALE }} \times \frac{1}{255} \times \text { Code } \times D_{\text {PWM }} \tag{2}
\end{equation*}
$$

where Code is the 8 -bit code in the programmed brightness register and DPWM is the duty cycle of the PWM input that is assigned to the particular control bank. For the linear mapped mode (Figure 30) shows the typical response of $\%$ full-scale current setting vs 8 -bit brightness code.


Figure 30. Linear Mapping Response

## LED Current Control

Once the Full-Scale Current is set, control of the LM3532's LED current can be done via 2 methods:

1. $I^{2} C$ Current Control
2. Ambient Light Sensor Current Control
$1^{2} \mathrm{C}$ current control allows for the direct control of the LED current by writing directly to the specific brightness register. In ambient light sensor current control the LED current is automatically set by the ambient light sensor interface.

## $I^{2} \mathrm{C}$ Current Control

$1^{2} \mathrm{C}$ Current Control is accomplished by using one of the Zone Target Registers (for the respective Control Bank) as the brightness register. This is done via bits[4:2] of the Control (A, B, or C) Brightness Registers (see Table 9, Table 10, and Table 11). For example, programming bits[4:2] of the Control A Brightness Register with (000) makes the brightness register for Bank A (in $\mathrm{I}^{2} \mathrm{C}$ Current Control) the Control A Zone Target 0 Register.

## $I^{2} \mathrm{C}$ Current Control with PWM

$1^{2} \mathrm{C}$ Current Control can also incorporate the PWM duty cycle at one of the PWM inputs (PWM1 or PWM2). In this situation the LED current is then a function of both the code in the programmed brightness register and the duty cycle input into the assigned PWM inputs (PWM1 or PWM2).

## Assigning and Enabling a PWM Input

To make the backlight current a function of the PWM input duty cycle, one of the PWM inputs must first be assigned to a particular Control Bank. This is done via bit [0] of the Control A, B, or C PWM Registers (see Table 6, Table 7, or Table 8). After assigning a PWM input to a Control Bank, the PWM input is then enabled via bits [6:2] of the Control A/B/C PWM Enable Registers. Each enable bit is associated with a specific Zone Target Register in $I^{2} C$ Current Control. For example, if Control A Zone Target 0 Register is configured as the brightness register, then to enable PWM for that brightness register, Control A PWM bit [2] would be set to 1 .

## Enabling a Current Sink

Once the brightness register and PWM inputs are configured in $I^{2} C$ Current Control, the current sinks assigned to the specific control bank are enabled via the Control Enable Register (see Table 14). Table 1 below shows the possible configurations for Control Bank A in $I^{2} \mathrm{C}$ Current Control. This table would also apply to Control Bank B and Control Bank C.

Table 1. $I^{2} \mathrm{C}$ Current Control + PWM Bit Settings (For Control Bank A)

| Current Sink Assignment | Brightness Register | PWM Select | PWM Enable | Current Sink Enable |
| :---: | :---: | :---: | :---: | :---: |
| Output Configuration Register <br> Bits[1:0] = 00, assigns ILED1 to Control Bank A Bits[3:2] = 00 assigns ILED2 to Control Bank A Bits[5:4] $=00$, assigns ILED3 to Control Bank A | Control A Brightness Configuration Register Bits [4:2] <br> 000 selects Control A Zone Target 0 as brightness register 001 selects Control A Zone Target 1 brightness register 010 selects Control A Zone Target 2 brightness register 011 selects Control A Zone Target 3 brightness register 1XX selects Control A Zone Target 4 brightness register | Control A PWM Register Bit[0] 0 selects PWM1 1 selects PWM2 | Control A PWM Register <br> Bit[2] is PWM enable when Control A Zone Target 0 is configured as the brightness register Bit[3] is PWM enable when Control A Zone Target 1 is configured as the brightness register Bit[4] is PWM enable when Control A Zone Target 2 is configured as the brightness register Bit[5] is PWM enable when Control A Zone Target 3 is configured as the brightness register Bit[6] is PWM enable when Control A Zone Target 4 is configured as the brightness register | Control Enable <br> Register Bit [0] <br> 0 = Bank A Disabled <br> 1 = Bank A Enabled |

## Ambient Light Sensor Current Control

In Ambient Light Sensor (ALS) Current Control the LM3532's backlight current is automatically set based upon the voltage at the ambient light sensor inputs (ALS1 and/or ALS2). These inputs are designed to connect to the outputs of analog ambient light sensors. Each ALS input has an active input voltage range of 0 to 2 V .

## ALS Light Sensor Resistors

The LM3532 offers 32 separate programmable internal resistors at the ALS1 and ALS2 inputs. These resistors take the ambient light sensor's output current and convert it into a voltage. The value of the resistor selected is typically chosen such that the ambient light sensors output voltage swing goes from 0 to 2 V across the intended measured ambient light (LUX) range. The ALS resistor values are programmed via the ALS1 and ALS2 Resistor select registers (see Table 15). The code to resistor selection (assuming a 2 V full-scale voltage range) is shown in the following equation:

$$
\begin{equation*}
\mathrm{R}_{\mathrm{ALS}}=\frac{2 \mathrm{~V}}{54 \mu \mathrm{~A}} \times \text { Code } \tag{3}
\end{equation*}
$$

Each higher code in the specific ALS Resistor Select Register increases the allowed ALS sensor current by 54 $\mu \mathrm{A}$ ( for a 2 V full-scale). When the ALS is disabled (ALS Configuration Register bit [3] = 0) the ALS inputs are set to a high impedance mode no matter what the ALS resistor selection is. Alternatively, ALS Resistor Select Register Code 00000 will set the specific ALS input to high impedance.

## Ambient Light Zone Boundaries

The LM3532 provides 5 ambient light brightness zones which are defined by 4 Zone Boundary Registers. The LM3532 has one set of zone boundary registers that is shared globally by all Control Banks. As the voltage at the ALS input changes in response to the ambient light sensors received light, the ALS voltage transitions through the 5 defined brightness zones. Each brightness zone can be assigned a brightness target via the 5 Zone Target registers. Each Control Bank has its own set of Zone Target registers. Therefore, in response to changes in a Brightness Zone at the ALS input, the LED current can transition to a new brightness level. This allows for backlit LCD displays to reduce the LED Current when the ambient light is dim or increase the LED current when the ambient light increases. Each Zone Boundary register is 8 bits with a full-scale voltage of 2 V . This gives a $2 \mathrm{~V} / 255=7.8 \mathrm{mV}$ per bit. Figure 31 describes the ambient light to brightness mapping.


Ambient Light (lux)
LED Driver Input Code (0x00-0xFF)

Figure 31. Ambient Light Input to Backlight Mapping

## Ambient Light Zone Hysteresis

For each Zone Boundary there are two Zone Boundary Registers: a Zone Boundary High Register and a Zone Boundary Low Register. The difference between the Zone Boundary High and Zone Boundary Low Register set points (for a specific zone) creates the hysteresis that is required to transition between two adjacent zones. This hysteresis prevents the backlight current from oscillating between zones when the ALS voltage is close to a Zone Boundary Threshold. Figure 32 describes this Zone Boundary Hysteresis. The arrows indicate the direction of the ALS input voltage. The black dots indicate the threshold used when transitioning to a new zone.


Figure 32. ALS Zone Boundaries + Hysteresis

## PWM Enabled for a Particular Zone

The active PWM input for a specified Control Bank can be enabled/disabled for each ALS Brightness Zone. This is done via bits[6:2] of the corresponding Control A, B, or C PWM Registers (see Table 6, Table 7, and Table 8). For example, assuming Control Bank A is being used, then to make the PWM input active in Zones 0,2 , and 4 , but not active in Zones 1, and 3, bits[6:2] of the Control A PWM Register would be set to ( $1,0,1,0,1$ ).

## ALS Operation

Figure 33 shows a functional block diagram of the LM3532's ambient light sensor interface.


Figure 33. ALS Functional Block Diagram

## ALS Input Select and ALS ADC Input

The internal 8 -bit ADC digitizes the active ambient light sensor inputs (ALS1 or ALS2). The active ALS input is determined by the bit settings of the ALS input select bits, bits $[7: 6]$ in the ALS Configuration register. The active ALS input can be the average of ALS1 and ALS2, the maximum of ALS1 and ALS2, ALS1 only, or ALS2 only. Once the ALS input select stage selects the active ALS input, the result is sent to the internal 8 -bit ADC. For example, if the active ALS input select is set to be the average of ALS1 and ALS2, then the voltage at ALS1 and ALS2 is first averaged, then applied to the ADC. The output of the ADC (ADC Register) will be the digitized average value of ALS1 and ALS2.

The LM3532's internal ADC samples at 7.143 ksps . ADC timing is shown in Figure 34. When the ALS is Enabled (ALS Configuration Register bit $[3]=1$ ) the ADC begins sampling and converting the active ALS input. Each conversion takes $140 \mu \mathrm{~s}$. After each conversion the ADC register is updated with new data.


Figure 34. ADC Timing

## ALS ADC Readback

The digitized value of the LM3532's ADC is read back from the ADC Readback Register. Once the ALS is enabled the ADC begins converting the active ALS input and updating the ALS Readback Register every $140 \mu \mathrm{~s}$. The ADC Readback register contains the updated data after each conversion.

## ALS Averaging

ALS averaging is used to filter out any fast changes in the ambient light sensor inputs. This prevents the backlight current from constantly changing due to rapid fluctuations in the ambient light. There are 8 separate averaging periods available for the ALS inputs (see Table 17). During an average period the ADC continually samples at 7.143 ksps . Therefore, during an average period, the ALS Averager output will be the average of $7143 / \mathrm{t}_{\text {AVE }}$.

## ALS ADC Average Readback

The output of the LM3532's averager is read back via the Average ADC Register. This data is the ADC register data, averaged over the programmed ALS average time.

## Initializing the ALS

On initial startup of the ALS Block, the Ambient Light Zone will default to Zone 0 . This allows the ALS to start off in a predictable state. The drawback is that Zone 0 is often not representative of the true ALS Brightness Zone since the ALS inputs can get to their ambient light representative voltage much faster then the backlight is allowed to change. In order to avoid a multiple average time wait for the backlight current to get to its correct state, the LM3532 switches over to a fast average period ( 1.1 ms ) on ALS startup. This will quickly bring the ALS Brightness Zone (and the backlight current) to its correct setting (see Figure 35).


Figure 35. ALS Startup Sequence

## ALS Operation

The LM3532's Ambient Light Sensor Interface has 3 different algorithms that can be used to control the ambient light to backlight current response.

## ALS Algorithms

1. Direct ALS Control
2. Down Delay

For each algorithm, the ALS follows these basic rules:

## ALS Rules

1. For the ALS Interface to force a change in the backlight current (to a higher zone target), the averager output must have shown an increase for 3 consecutive average periods, or an increase and a remain at the new zone for 3 consecutive average periods.
2. For the ALS Interface to force a change in the backlight current (to a lower zone target), the averager output must have shown a decrease for 3 consecutive average periods, or a decrease and remain at the new zone for 3 consecutive average periods.
3. If condition \#1 or \#2 is satisfied, and during the next average period, the averager output changes again in the same direction as the last change, the LED current will immediately change at the beginning of the next average period.
4. If condition \#1 or \#2 is satisfied and the next average period shows no change in the average zone, or shows a change in the opposite direction, then the criteria in step \#1 or \#2 must be satisfied again before the ALS interface can force a change in the backlight current.
5. The Averager Output (see Figure 33) contains the zone that is determined from the most recent full average period.
6. The ALS Interface only forces a change in the backlight current at the beginning of an average period.
7. When the ALS forces a change in the backlight current the change will be to the brightness target pointed to by the zone in the Averager Output.

## Direct ALS Control

In direct ALS control the LM3532's ALS Interface can force the backlight current to either a higher zone target or a lower zone target using the rules described in the ALS Rules Section.
In the example of Figure 36 the plot shows the ALS voltage, the current average zone which is the zone determined by averaging the ALS voltage in the current average period, the Averager Output which is the zone determined from the previous full average period, and the target backlight current that is controlled by the ALS Interface. The following steps detail the Direct ALS algorithm:

1. When the ALS is enabled the ALS fast startup ( 1.1 ms average period) quickly brings the Averager Output to the correct zone. This takes 3 fast average periods or approximately 3.3 ms .
2. The 1st average period the ALS voltage averages to Zone 4.
3. The 2nd average period the ALS voltage averages to Zone 3.
4. The 3rd average period the ALS voltage averages to Zone 3 and the Averager Output shows a change from Zone 4 to Zone 3.
5. The 4th average period the ALS voltage averages to Zone 2 and the Averager Output remains at its changed state of Zone 3.
6. The 5th average period the ALS voltage averages to Zone 1. The Averager Output shows a change from Zone 3 to Zone 2. Since this is the 3rd average period that the Averager Output has shown a change in the decreasing direction from the initial Zone 4, the backlight current is forced to change to the current Averager Output (Zone 2's) target current.
7. The 6th average period the ALS voltage averages to Zone 2. The Averager Output changes from Zone 2 to Zone 1. Since this is in the same direction as the previous change, the backlight current is forced to change to the current Averager Output (Zone 1's) target current.
8. The 7th average period the ALS voltage averages to Zone 3. The Averager Output changes from Zone 1 to Zone 2. Since this change is in the opposite direction from the previous change, the backlight current remains at Zone 1's target.
9. The 8th average period the ALS voltage averages to Zone 3. The Averager Output changes from Zone 2 to Zone 3 .
10. The 9th average period the ALS voltage averages to Zone 3. The Averager Output remains at Zone 3. Since this is the 3rd average period that the Averager Output has shown a change in the increasing direction from the initial Zone 1, the backlight current is forced to change to the current Averager Output (Zone 3's) target current.
11. The 10th average period the ALS voltage averages to Zone 4. The Averager Output remains at Zone 3.
12. The 11th average period the ALS voltage averages to Zone 4. The Averager Output changes to Zone 4.
13. The 12th average period the ALS voltage averages to Zone 4. The Averager Output remains at Zone 4.
14. The 13th average period the ALS voltage averages to Zone 4. The Averager Output remains at Zone 4. Since this is the 3rd average period that the Averager Output has shown a change in the increasing direction from the initial Zone 3, the backlight current is forced to change to the current Averager Output (Zone 4's) target current.


Figure 36. Direct ALS Control

## Down Delay

The Down-Delay algorithm uses all the same rules from the ALS Rules section, except it provides for adding additional average period delays required for decreasing transitions of the Averager Output, before the LED current is programmed to a lower zone target current. The additional average period delays are programmed via the ALS Down Delay register. The register provides 32 settings for increasing the down delay from 3 extra (code 00000) up to 34 extra (code 11111). For example, if the down delay algorithm is enabled, and the ALS Down Delay register were programmed with 0x00 (3 extra delays), then the Averager Output would need to see 6 consecutive changes in decreasing Zones (or 6 consecutive average periods that changed and remained lower), before the backlight current was programmed to the lower zones target current. Referring to Figure 37, assume that Down Delay is enabled and the ALS Down Delay register is programmed with $0 \times 02$ ( 5 extra delays, 8 average period total delay for downward changes in the backlight target current):

1. When the ALS is enabled the ALS fast startup ( 1.1 ms average period) quickly brings the Averager Output to the correct zone. This takes 3 fast average periods or approximately 3.3 ms .
2. The first average period the ALS averages to Zone 3.
3. The second average period the ALS averages to Zone 2. The Averager Output remains at Zone 3.
4. The 3rd through 7th average period the ALS input averages to Zone 2, and the Averager Output stays at Zone 2.
5. The 8th average period the ALS input averages to Zone 4. The Averager Output remains at Zone 2.
6. The 9th and 10th average periods the ALS input averages to Zone 4. The Averager Output is at Zone 4. Since the Averager Output increased from Zone 2 to Zone 4 and the required Down Delay time was not met (8 average periods), the backlight current was never changed to the Zone 2's target current.
7. The 11th average period the ALS input averages to Zone 2. The Averager Output remains at Zone 4. Since this is the 3rd consecutive average period where the Averager Output has shown a change since the change from Zone 2, the backlight current transitions to Zone 4's target current.
8. The 12th through 26th average periods the ALS input averages to Zone 2. The Averager Output remains at Zone 2. At the start of average period \#20 the Down Delay algorithm has shown the required 8 average period delay from the initial change from Zone 4 to Zone 2. As a result the backlight current is programmed to Zone 2's target current.


Figure 37. ALS Down-Delay Control

## Interrupt Output

INT is an open drain output that pulls low when the ALS is enabled and when one of the ALS inputs transitions into a new zone. At the same time, the ALS Zone Information register is updated with the current ALS zone, and the software flag (bit 3 of the ALS Zone Information register) is written high. A readback of the Zone Information Register will clear the software interrupt flag and reset the INT output to the open drain state. The active pulldown at INT is typically $125 \Omega$.

## Protection Features

## Overvoltage Protection

The LM3532's boost converter provides open-load protection, by monitoring the OVP pin. The OVP pin is designed to connect as close as possible to the positive terminal of the output capacitor. In the event of a disconnected load (LED current string with feedback enabled), the output voltage will rise in order to try and maintain the correct headroom across the feedback enabled current sinks (see Table 13). Once VOUT climbs to the OVP threshold ( $\mathrm{V}_{\text {Ovp }}$ ) the boost converter is turned off, and switching will stop until VOUT falls below the OVP hysteresis ( $\mathrm{V}_{\mathrm{OVP}}-1 \mathrm{~V}$ ). Once the OVP hysteresis is crossed the LM3532's boost converter begins switching again. In open load conditions this would result in a pulsed on/off operation.

## Current Limit

The LM3532's peak current limit in the NFET is set at typically 1A (880 mA min.). During the positive portion of the switching cycle, if the NFET's current rises up to the current limit threshold, the NFET turns off for the rest of the switching cycle. At the start of the next switching cycle the NFET turns on again. For loads that cause the LM3532 to hit current limit each switching cycle, the output power can become clamped since the headroom across the feedback enabled current sinks is no longer being regulated when the device is in current limit. See Maximum Output Power below for guidelines on how peak current affects the LM3532's maximum output power.

## Maximum Output Power

The LM3532's maximum output power is governed by two factors: the peak current limit ( $\mathrm{l}_{\mathrm{CL}}=880 \mathrm{~mA}$ min.) , and the maximum output voltage ( $\mathrm{V}_{\mathrm{OVP}}=40 \mathrm{~V}$ min.). When the application causes either of these limits to be reached it is possible that the proper current regulation and matching between LED current strings will not be met.

## Peak Current Limited

In the case of a peak current limited situation, when the peak of the inductor current hits the LM3532's current limit the NFET switch turns off for the remainder of the switching period. If this happens, each switching cycle the LM3532 begins to regulate the peak of the inductor current instead of the headroom across the current sinks. This can result in the dropout of the feedback-enabled current sinks and the current dropping below its programmed level.
The peak current in a boost converter is dependent on the value of the inductor, total LED current (IOUT), the output voltage (VOUT) (which is the highest voltage LED string +0.4 V regulated headroom voltage), the input voltage VIN, and the efficiency (Output Power/Input Power). Additionally, the peak current is different depending on whether the inductor current is continuous during the entire switching period (CCM) or discontinuous (DCM) where it goes to 0 before the switching period ends.
For Continuous Conduction Mode the peak inductor current is given by:

$$
\begin{equation*}
\text { IPEAK }=\frac{\text { IOUT } \times \text { VOUT }}{\text { VIN } \times \text { efficiency }}+\left[\frac{\text { VIN }}{2 \times f \text { fsw } \times \text { L }} \times\left(1-\frac{\text { VIN } \times \text { efficiency }}{\text { VOUT }}\right)\right] \tag{4}
\end{equation*}
$$

For Discontinuous Conduction Mode the peak inductor current is given by:

$$
\begin{equation*}
\text { IPEAK }=\sqrt{\frac{2 \times \text { IOUT }}{\text { fsw } \times L \times \text { efficiency }} \times(\text { VOUT }- \text { VIN } x \text { efficiency })} \tag{5}
\end{equation*}
$$

To determine which mode the circuit is operating in (CCM or DCM) it is necessary to perform a calculation to test whether the inductor current ripple is less than the anticipated input current (IIN). If $\Delta \mathrm{IL}$ is < then IIN then the device will be operating in CCM. If $\triangle \mathrm{IL}$ is $>\operatorname{IIN}$ then the device is operating in DCM.

$$
\begin{equation*}
\frac{\text { IOUT } \times \text { VOUT }}{\text { VIN } \times \text { efficiency }}>\frac{\text { VIN }}{\text { fsw } \times \text { L }} \times\left(1-\frac{\text { VIN } \times \text { efficiency }}{\text { VOUT }}\right) \tag{6}
\end{equation*}
$$

Typically at currents high enough to reach the LM3532's peak current limit, the device will be operating in CCM.

Texas
InSTRUMENTS

The following figures show the output current and voltage derating for a $10 \mu \mathrm{H}$ and a $22 \mu \mathrm{H}$ inductor. These plots take Equation 4 and Equation 5 from above and plot VOUT and IOUT with varying VIN, a constant peak current of 880 mA (ICL min), and a constant efficiency of $85 \%$. Using these curves can give a good design guideline on selecting the correct inductor for a given output power requirement. A $10 \mu \mathrm{H}$ will typically be a smaller device with lower on resistance, but the peak currents will be higher. A $22 \mu \mathrm{H}$ provides for lower peak currents, but to match the DC resistance of a $10 \mu \mathrm{H}$ requires a larger sized device.


Figure 38. Maximum Output Power ( $22 \mu \mathrm{H}$ )


Figure 40. Maximum Output Power ( $10 \mu \mathrm{H}$ )


Figure 39. Maximum Output Power ( $22 \mu \mathrm{H}$ )


Figure 41. Maximum Output Power ( $10 \mu \mathrm{H}$ )

## Output Voltage Limited

When the LM3532's output voltage (highest voltage LED string +400 mV headroom voltage) reaches 40 V , the OVP threshold is hit, and the NFET turns off and remains off until the output voltage drops 1 V below the OVP threshold. Once VOUT falls below this hysteresis, the boost converter will turn on again. In high output voltage situations the LM3532 will begin to regulate the output voltage to the VOVP level instead of the current sink headroom voltage. This can result in a loss of headroom voltage across the feedback enabled current sinks resulting in the LED current dropping below its programmed level.

## $I^{2} \mathbf{C}$-Compatible Interface

## START AND STOP Conditions

The LM3532 is controlled via an $I^{2} \mathrm{C}$-compatible interface. START and STOP conditions classify the beginning and the end of the $I^{2} \mathrm{C}$ session. A START condition is defined as SDA transitioning from HIGH-to-LOW while SCL is HIGH. A STOP condition is defined as SDA transitioning from LOW-to-HIGH while SCL is HIGH. The I ${ }^{2}$ C master always generates the START and STOP conditions. The I ${ }^{2} \mathrm{C}$ bus is considered busy after a START condition and free after a STOP condition. During data transmission, the $I^{2} \mathrm{C}$ master can generate repeated START conditions. A START and a repeated START conditions are equivalent function-wise. The data on SDA must be stable during the HIGH period of the clock signal (SCL). In other words, the state of SDA can only be changed when SCL is LOW.


Figure 42. Start and Stop Sequences

## $1^{2} \mathrm{C}$-Compatible Address

The 7 -bit chip address for the LM3532 is ( $0 \times 38$ ) . After the START condition, the ${ }^{2} \mathrm{C}$ master sends the 7 -bit chip address followed by an eighth bit (LSB) read or write (R/W). R/W = 0 indicates a WRITE and R/W = 1 indicates a READ. The second byte following the chip address selects the register address to which the data will be written. The third byte contains the data for the selected register.


Figure 43. $\mathrm{I}^{2} \mathrm{C}$-Compatible Chip Address (0x38)

## Transferring Data

Every byte on the SDA line must be eight bits long, with the most significant bit (MSB) transferred first. Each byte of data must be followed by an acknowledge bit (ACK). The acknowledge related clock pulse (9th clock pulse) is generated by the master. The master then releases SDA (HIGH) during the 9th clock pulse. The LM3532 pulls down SDA during the 9th clock pulse, signifying an acknowledge. An acknowledge is generated after each byte has been received.

## LM3532 Register Descriptions

Table 2. LM3532 Register Descriptions

| Name | Address | Power On Reset |
| :---: | :---: | :---: |
| $1^{2} \mathrm{C}$ Address | $0 \times 38$ (7 bit), $0 \times 70$ for Write and $0 \times 71$ for Read |  |
| Output Configuration | 0x10 | 0xE4 |
| Startup/Shutdown Ramp Rate | $0 \times 11$ | $0 \times \mathrm{CO}$ |
| Run Time Ramp Rate | $0 \times 12$ | 0xC0 |
| Control A PWM | $0 \times 13$ | $0 \times 82$ |
| Control B PWM | 0x14 | $0 \times 82$ |
| Control C PWM | $0 \times 15$ | $0 \times 82$ |
| Control A Brightness | $0 \times 16$ | 0xF1 |
| Control A Full-Scale Current | $0 \times 17$ | 0xF3 |
| Control B Brightness | $0 \times 18$ | 0xF1 |
| Control B Full-Scale Current | 0x19 | 0xF3 |
| Control C Brightness | $0 \times 1 \mathrm{~A}$ | 0xF1 |
| Control C Full-Scale Current | $0 \times 1 \mathrm{~B}$ | 0xF3 |
| Feedback Enable | $0 \times 1 \mathrm{C}$ | 0xFF |
| Control Enable | $0 \times 1 \mathrm{D}$ | 0xF8 |
| ALS1 Resistor Select | $0 \times 20$ | 0xE0 |
| ALS2 Resistor Select | $0 \times 21$ | 0xE0 |
| ALS Down Delay | $0 \times 22$ | 0xE0 |
| ALS Configuration | $0 \times 23$ | 0x44 |
| ALS Zone Information | $0 \times 24$ | 0xF0 |
| ALS Brightness Zone | 0x25 | 0xF8 |
| ADC | $0 \times 27$ | $0 \times 00$ |
| ADC Average | $0 \times 28$ | $0 \times 00$ |
| ALS Zone Boundary 0 High | $0 \times 60$ | $0 \times 35$ |
| ALS Zone Boundary 0 Low | $0 \times 61$ | $0 \times 33$ |
| ALS Zone Boundary 1 High | $0 \times 62$ | $0 \times 6 \mathrm{~A}$ |
| ALS Zone Boundary 1 Low | $0 \times 63$ | $0 \times 66$ |
| ALS Zone Boundary 2 High | $0 \times 64$ | $0 \times \mathrm{A1}$ |
| ALS Zone Boundary 2 Low | $0 \times 65$ | $0 \times 99$ |
| ALS Zone Boundary 3 High | $0 \times 66$ | 0xDC |
| ALS Zone Boundary 3 Low | 0x67 | 0xCC |
| Control A Zone Target 0 | 0x70 | $0 \times 33$ |
| Control A Zone Target 1 | 0x71 | $0 \times 66$ |
| Control A Zone Target 2 | 0x72 | $0 \times 99$ |
| Control A Zone Target 3 | 0x73 | 0xCC |
| Control A Zone Target 4 | 0x74 | 0xFF |
| Control B Zone Target 0 | 0x75 | $0 \times 33$ |
| Control B Zone Target 1 | $0 \times 76$ | $0 \times 66$ |
| Control B Zone Target 2 | 0x77 | $0 \times 99$ |
| Control B Zone Target 3 | 0x78 | 0xCC |
| Control B Zone Target 4 | 0x79 | 0xFF |
| Control C Zone Target 0 | 0x7A | $0 \times 33$ |
| Control C Zone Target 1 | $0 \times 7 \mathrm{~B}$ | $0 \times 66$ |
| Control C Zone Target 2 | 0x7C | $0 \times 99$ |
| Control C Zone Target 3 | 0x7D | 0xCC |
| Control C Zone Target 4 | 0x7E | 0xFF |

## Output Configuration

This register configures how the three control banks are routed to the current sinks (ILED1, ILED2, ILED3)
Table 3. Output Configuration Register Description (Address 0x10)

| Bit [7:6] | Bits [5:4] ILED3 Control | Bits [3:2] <br> ILED2 Control | Bits [1:0] ILED1 Control |
| :---: | :---: | :---: | :---: |
| Not Used | $00=$ ILED3 is controlled by Control A PWM and Control A Brightness Registers $01=$ ILED3 is controlled by Control B PWM and Control B Brightness Registers 1X = ILED3 is controlled by Control C PWM and Control C Brightness Registers (default) | $00=$ ILED2 is controlled by Control A PWM and Control A Brightness Registers 01 = ILED2 is controlled by Control B PWM and Control B Brightness Registers (default) <br> $1 \mathrm{X}=\mathrm{ILED} 2$ is controlled by Control C PWM and Control C Brightness Registers | $00=$ ILED1 is controlled by Control A PWM and Control A Brightness Registers (default) 01 = ILED1 is controlled by Control B PWM and Control B Brightness Registers 1X = ILED1 is controlled by Control C PWM and Control C Brightness Registers |

## Startup/Shutdown Ramp Rate

This register controls the ramping of the LED current in current sinks ILED1, ILED2, and ILED3 during startup and shutdown. The startup ramp rates/step are from when the device is enabled via $I^{2} \mathrm{C}$ to when the target current is reached. The Shutdown ramp rates/step are from when the device is shut down via $I^{2} \mathrm{C}$ until the LED current is 0 . To start up and shut down the current sinks via $I^{2} \mathrm{C}$, see Equation 5.

Table 4. Startup/Shutdown Ramp Rate Register Description (Address 0x11)

| Bits [7:6] | Bits [5:3] <br> Shutdown Ramp | Bits [2:0] <br> Startup Ramp |
| :---: | :--- | :--- |
| Not Used | $000=8 \mu \mathrm{~s} / \mathrm{step}(2.048 \mathrm{~ms} \mathrm{from} \mathrm{Full-Scale} \mathrm{to} \mathrm{0)} \mathrm{(default)}$ | $000=8 \mu \mathrm{~s} / \mathrm{step}(2.048 \mathrm{~ms}$ from Full-Scale to 0) (default) |
|  | $001=1.024 \mathrm{~ms} / \mathrm{step}(261 \mathrm{~ms})$ | $001=1.024 \mathrm{~ms} / \mathrm{step}(261 \mathrm{~ms})$ |
|  | $010=2.048 \mathrm{~ms} / \mathrm{step}(522 \mathrm{~ms})$ | $010=2.048 \mathrm{~ms})$ |
|  | $011=4.596 \mathrm{step}(522 \mathrm{~ms})$ |  |
|  | $100=8.192 \mathrm{~ms} / \mathrm{step}(1.544 \mathrm{step}(2.088 \mathrm{~s})$ | $011=4.096 \mathrm{~ms})$ |
|  | $101=16.384 \mathrm{ss} / \mathrm{step}(4.178 \mathrm{~s})$ | $100=8.192 \mathrm{~ms} / \mathrm{step}(2.044 \mathrm{~s})$ |
|  | $110=32.768 \mathrm{~ms} / \mathrm{step}(8.356 \mathrm{~s})$ | $101=16.384 \mathrm{~ms} / \mathrm{step}(4.178 \mathrm{~s})$ |
|  | $111=65.536 \mathrm{~ms} / \mathrm{step}(16.711 \mathrm{~s})$ | $110=32.768 \mathrm{~ms} / \mathrm{step}(8.356 \mathrm{~s})$ |
|  | $111=65.536 \mathrm{~ms} / \mathrm{step}(16.711 \mathrm{~s})$ |  |

## Run Time Ramp Rate

This register controls the ramping of the current in current sinks ILED1, ILED2, and ILED3. The Run Time ramp rates/step are from one current set-point to another after the device has reached its initial target set point from turn-on.

Table 5. Run Time Ramp Rate Register Description (Address 0x12)

| Bits [7:6] | Bits [5:3] <br> Ramp Down | Bits [2:0] <br> Ramp Up |
| :---: | :--- | :--- |
| Not Used | $000=8 \mu \mathrm{~s} / \mathrm{step}$ (default) | $000=8 \mu \mathrm{~s} / \mathrm{step}$ (default) |
|  | $001=1.024 \mathrm{~ms} / \mathrm{step}$ | $001=1.024 \mathrm{~ms} / \mathrm{step}$ |
|  | $010=2.048 \mathrm{~ms} / \mathrm{step}$ | $010=2.048 \mathrm{~ms} \mathrm{step}$ |
|  | $011=4.096 \mathrm{~ms} / \mathrm{step}$ | $011=4.096 \mathrm{~ms} / \mathrm{step}$ |
|  | $100=8.192 \mathrm{~ms} / \mathrm{step}$ | $100=8.192 \mathrm{~ms} / \mathrm{step}$ |
|  | $101=16.384 \mathrm{~ms} / \mathrm{step}$ | $101=16.384 \mathrm{~ms} / \mathrm{step}$ |
|  | $110=32.768 \mathrm{~ms} / \mathrm{step}$ | $110=32.768 \mathrm{~ms} / \mathrm{step}$ |
|  | $11=65.536 \mathrm{~ms} / \mathrm{step}$ | $111=65.536 \mathrm{~ms} / \mathrm{step}$ |

## Control A PWM

This register configures which PWM input (PWM1 or PWM2) is mapped to Control Bank A and which zones the selected PWM input is active in.

Table 6. Control A PWM Register Description (Address 0x13)

| $\begin{aligned} & \text { Bit } 7 \\ & \text { N/A } \end{aligned}$ | Bit 6 <br> Zone 4 PWM Enable | Bit 5 <br> Zone 3 PWM Enable | Bit 2 <br> Zone 2 PWM Enable | Bit 2 <br> Zone 1 PWM Enable | Bit 2 <br> Zone 0 PWM Enable | Bit 1 <br> PWM Input Polarity | Bit 0 <br> PWM Select |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Not Used | 0 = Active PWM input is disabled in Zone 4 (default) | 0 = Active PWM input is disabled in Zone 3 (default) | $0=$ Active PWM input is disabled in Zone 2 (default) | 0 = Active PWM input is disabled in Zone 1 (default) | 0 = Active PWM input is disabled in Zone 0 (default) | 0 = active low polarity | $0=\mathrm{PWM1}$ input is mapped to Control Bank A (default) |
|  | 1 = Active PWM input is enabled in Zone 4 | 1 = Active PWM input is enabled in Zone 3 | 1 = Active PWM input is enabled in Zone 2 | 1 = Active PWM input is enabled in Zone 1 | 1 = Active PWM input is enabled in Zone 0 | 1 = active high polarity (default) | $\begin{aligned} & 1=\mathrm{PWM} 2 \text { is } \\ & \text { mapped to } \\ & \text { Control Bank } \mathrm{A} \end{aligned}$ |

## Control B PWM

This register configures which PWM input (PWM1 or PWM2) is mapped to Control Bank B and which zones the selected PWM input is active in.

Table 7. Control B PWM Register Description (Address 0x14)

| $\begin{aligned} & \text { Bit } 7 \\ & \mathrm{~N} / \mathrm{A} \end{aligned}$ | Bit 6 <br> Zone 4 PWM Enable | Bit 5 <br> Zone 3 PWM Enable | Bit 2 <br> Zone 2 PWM Enable | Bit 2 <br> Zone 1 PWM Enable | Bit 2 <br> Zone 0 PWM Enable | Bit 1 <br> PWM Input <br> Polarity | Bit 0 PWM Select |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Not Used | 0 = Active PWM input is disabled in Zone 4 (default) | 0 = Active PWM input is disabled in Zone 3 (default) | 0 = Active PWM input is disabled in Zone 2 (default) | 0 = Active PWM input is disabled in Zone 1 (default) | 0 = Active PWM input is disabled in Zone 0 (default) | 0 = active low polarity | $0=\mathrm{PWM} 1$ <br> input is <br> mapped to <br> Control Bank B <br> (default) |
|  | 1 = Active PWM input is enabled in Zone 4 | 1 = Active PWM input is enabled in Zone 3 | 1 = Active PWM input is enabled in Zone 2 | 1 = Active PWM input is enabled in Zone 1 | 1 = Active PWM input is enabled in Zone 0 | $1=$ active high polarity (default) | $\begin{aligned} & 1=\mathrm{PWM} 2 \text { is } \\ & \text { mapped to } \\ & \text { Control Bank B } \end{aligned}$ |

## Control C PWM

This register configures which PWM input (PWM1 or PWM2) is mapped to Control Bank C and which zones the selected PWM input is active in.

Table 8. Control C PWM Register Description (Address 0x15)

| $\begin{aligned} & \text { Bit } 7 \\ & \text { N/A } \end{aligned}$ | Bit 6 <br> Zone 4 PWM Enable | Bit 5 <br> Zone 3 PWM Enable | Bit 2 <br> Zone 2 PWM Enable | Bit 2 <br> Zone 1 PWM Enable | Bit 2 <br> Zone 0 PWM Enable | Bit 1 <br> PWM Input <br> Polarity | Bit 0 PWM Select |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Not Used | 0 = Active PWM input is disabled in Zone 4 (default) | 0 = Active PWM input is disabled in Zone 3 (default) | $0=$ Active PWM input is disabled in Zone 2 (default) | 0 = Active PWM input is disabled in Zone 1 (default) | 0 = Active PWM input is disabled in Zone 0 (default) | $0=$ active low polarity | $0=P W M 1$ input is mapped to Control Bank C (default) |
|  | 1 = Active PWM input is enabled in Zone 4 | 1 = Active PWM input is enabled in Zone 3 | 1 = Active PWM input is enabled in Zone 2 | 1 = Active PWM input is enabled in Zone 1 | 1 = Active PWM input is enabled in Zone 0 | 1 = active high polarity (default) | $\begin{aligned} & 1=\mathrm{PWM} 2 \text { is } \\ & \text { mapped to } \\ & \text { Control Bank C } \end{aligned}$ |

## Control A Brightness Configuration

The Control A Brightness Configuration Register has 3 functions:

1. Selects how the LED current sink which is mapped to Control Bank A is controlled (either directly through the $1^{2} \mathrm{C}$ or via the ALS interface)
2. Programs the LED current mapping mode for Control Bank A (Linear or Exponential)
3. Programs which Control A Zone Target Register is the Brightness Register for Bank A in $\mathrm{I}^{2} \mathrm{C}$ Current Control

Table 9. Control A Brightness Configuration Register Description (Address 0x16)

| Bits [7:5] <br> Not Used | Bits [4:2] <br> Control A Brightness Pointer (I²C <br> Current Control Only) | Bit 1 <br> LED Current Mapping Mode | Bit 0 <br> Bank A Current Control |
| :--- | :--- | :--- | :--- |
| N/A | $000=$ Control A Zone Target 0 <br> $001=$ Control A Zone Target 1 <br> $010=$ Control A Zone Target 2 | $0=$ Exponential Mapping (default) <br> $0=$ Linear Mapping | $0=$ ALS Current Control <br> $1=I^{2} C$ Current Control (default) <br> $11=$ Control A Zone Target 3 <br> $1 X X=$ Control A Zone Target 4 (default) |
|  |  |  |  |

## Control B Brightness Configuration

The Control B Brightness Configuration Register has 3 functions:

1. Selects how the LED current sink which is mapped to Control Bank B is controlled (either directly through the $1^{2} \mathrm{C}$ or via the ALS interface)
2. Programs the LED current mapping mode for Control Bank B (Linear or Exponential)
3. Programs which Control B Zone Target Register is the Brightness Register for Bank B in $I^{2} C$ Current Control

Table 10. Control B Brightness Configuration Register Description (Address 0x18)

| Bits [7:5] <br> Not Used | Bits [4:2] <br> Control A Brightness Pointer (I²C <br> Current Control Only) | Bit 1 <br> LED Current Mapping Mode | Bit 0 <br> Bank B Current Control |
| :--- | :--- | :--- | :--- |
| N/A | $000=$ Control B Zone Target 0 <br> $001=$ Control B Zone Target 1 <br> $010=$ Control B Zone Target 2 <br> $011=$ Control B Zone Target 3 <br> $1 X X=$ Control B Zone Target 4 (default) | $0=$ Exponential Mapping (default) <br> $1=$ Linear Mapping | $0=$ ALS Current Control <br> $1=I^{2} C$ Current Control (default) |

## Control C Brightness Configuration

The Control C Brightness Configuration Register has 3 functions:

1. Selects how the LED current sink which is mapped to Control Bank C is controlled (either directly through the $I^{2} C$ or via the ALS interface)
2. Programs the LED current mapping mode for Control Bank C (Linear or Exponential)
3. Programs which Control C Zone Target Register is the Brightness Register for Bank C in $I^{2} \mathrm{C}$ Current Control

Table 11. Control C Brightness Configuration Register Description (Address 0x1A)

| Bits [7:5] <br> Not Used | Bits [4:2] <br> Control C Brightness Pointer (I²C <br> Current Control Only) | Bit 1 <br> LED Current Mapping Mode | Bit 0 <br> Bank C Current Control |
| :--- | :--- | :--- | :--- |
| N/A | $000=$ Control C Zone Target 0 <br> $001=$ Control C Zone Target 1 <br> $010=$ Control C Zone Target 2 <br> $011=$ Control C Zone Target 3 <br> $1 X X=$ Control C Zone Target 4 (default) | $0=$ Exponential Mapping (default) <br> 1 = Linear Mapping | $0=$ ALS Current Control <br> $1=I^{2} C$ Current Control (default) |
|  |  |  |  |

## Control A/B/C Full-Scale Current

These registers program the full-scale current setting for the current sink(s) assigned to Control Bank $A / B / C$. Each Control Bank has its own full-scale current setting (Control Bank A, Address 0x17), (Control Bank B, address 0x19), (Control Bank C, address 0x1B).

Table 12. Control A/B/C Full-Scale Current Registers Descriptions (Address 0x17, 0x19, 0x1B)

| Bits [7:5] <br> Not Used | Bits [4:0] <br> Control A/B/C Full-Scale Current Select Bits |
| :--- | :--- |
|  | $00000=5 \mathrm{~mA}$ |
| $00001=5.8 \mathrm{~mA}$ |  |
| $00010=6.6 \mathrm{~mA}$ |  |
| $00011=7.4 \mathrm{~mA}$ |  |
| $00100=8.2 \mathrm{~mA}$ |  |
| $00101=9 \mathrm{~mA}$ |  |
| $00110=9.8 \mathrm{~mA}$ |  |
| $00111=10.6 \mathrm{~mA}$ |  |
| $01000=11.4 \mathrm{~mA}$ |  |
| $01001=12.2 \mathrm{~mA}$ |  |
| $01010=13 \mathrm{~mA}$ |  |
| $01011=13.8 \mathrm{~mA}$ |  |
| $01100=14.6 \mathrm{~mA}$ |  |
| $01101=15.4 \mathrm{~mA}$ |  |
| $01110=16.2 \mathrm{~mA}$ |  |
| $01111=17 \mathrm{~mA}$ |  |
| $10000=17.8 \mathrm{~mA}$ |  |
| $10001=18.6 \mathrm{~mA}$ |  |
| $10010=19.4 \mathrm{~mA}$ |  |
| $10011=20.2 \mathrm{~mA}$ (default) |  |
| $10100=21 \mathrm{~mA}$ |  |
| $10101=21.8 \mathrm{~mA}$ |  |
| $10110=22.6 \mathrm{~mA}$ |  |
| $10111=23.4 \mathrm{ma}$ |  |
| $11000=24.2 \mathrm{~mA}$ |  |
| $11001=25 \mathrm{~mA}$ |  |
| $11010=25.8 \mathrm{~mA}$ |  |
| $11011=26.6 \mathrm{~mA}$ |  |
| $11100=27.4 \mathrm{~mA}$ |  |
| $11101=28.2 \mathrm{~mA}$ |  |
| $11110=29 \mathrm{~mA}$ |  |
| $11111=29.8 \mathrm{~mA}$ |  |

## Feedback Enable

The Feedback Enable Register configures which current sinks are or are not part of the boost control loop.
Table 13. Feedback Enable Register Description (Address 0x1C)

| Bits [7:3] <br> Not Used | Bit 2 <br> ILED3 Feedback Enable | Bit 1 <br> ILED2 Feedback Enable | Bit 0 <br> ILED1 Feedback Enable |
| :--- | :--- | :--- | :--- |
| N/A | $0=$ ILED3 is not part of the <br> boost control loop <br> $1=$ ILED3 is part of the boost <br> control loop (default) | $0=$ ILED2 is not part of the <br> boost control loop <br> $1=$ ILED2 is part of the <br> boost control loop (default) | $0=$ ILED1 is not part of the <br> boost control loop <br> $1=$ ILED1 is part of the <br> boost control loop (default) |

## Control Enable

The Control Enable register contains the bits to turn on/off the individual Control Banks (A, B, or C). Once one of these bits is programmed high, the current $\operatorname{sink}(\mathrm{s})$ assigned to the selected control banks are enabled.

Table 14. Control Enable Register Description (Address 0x1D)

| Bits (7:3) <br> (Not Used) | Bit 2 <br> Control C Enable | Bit 1 <br> Control B Enable | Bit 0 <br> Control A Enable |
| :--- | :--- | :--- | :--- |
| N/A | $0=$ Control C is <br> disabled (default) <br> $1=$ Control C is <br> enabled | $0=$ Control B is <br> disabled (default) <br> $1=$ Control B is <br> enabled | $0=$ Control A is <br> disabled (default) <br> $1=$ Control A is <br> enabled |

## ALS1 \& 2 Resistor Select

The ALS Resistor Select Registers program the internal pulldown resistor at the ALS1/ALS2 input. Each ALS input has its own resistor select register (ALS1 Resistor Select Register, Address 0x20) and (ALS2 Resistor Select Register, Address 0x21). Each ALS input can be set independent of the other. There are 32 available resistors including a high impedance setting. The full-scale input voltage range at either ALS input is 2 V .

Table 15. ALS Resistor Select Register Description (Address 0x20, Address 0x21)

| Bit $[7: 5]$ <br> Not Used |  |
| :--- | :--- |
|  | Bit [4:0] <br>  <br>  <br>  <br>  <br>  <br> $00000=$ High Impedance (default) <br> $00001=37 \mathrm{k} \Omega$ <br> $00010=18.5 \mathrm{k} \Omega$ <br> $00011=12.33 \mathrm{k} \Omega$ <br> $00100=9.25 \mathrm{k} \Omega$ <br> $00101=7.4 \mathrm{k} \Omega$ <br> $00110=6.17 \mathrm{k} \Omega$ <br> $00111=5.29 \mathrm{k} \Omega$ <br> $01000=4.63 \mathrm{k} \Omega$ <br> $01001=4.11 \mathrm{k} \Omega$ <br> $01010=3.7 \mathrm{k} \Omega$ <br> $01011=3.36 \mathrm{k} \Omega$ <br> $01100=3.08 \mathrm{k} \Omega$ <br> $01101=2.85 \mathrm{k} \Omega$ <br> $01110=2.64 \mathrm{k} \Omega$ <br> $01111=2.44 \mathrm{k} \Omega$ <br> $10000=2.31 \mathrm{k} \Omega$ <br> $10001=2.18 \mathrm{k} \Omega$ <br> $10010=2.06 \mathrm{k} \Omega$ <br> $10011=1.95 \mathrm{k} \Omega$ <br> $10100=1.85 \mathrm{k} \Omega$ <br> $10101=1.76 \mathrm{k} \Omega$ <br> $10110=1.68 \mathrm{k} \Omega$ <br> $10111=1.61 \mathrm{k} \Omega$ <br> $11000=1.54 \mathrm{k} \Omega$ <br> $11001=1.48 \mathrm{k} \Omega$ <br> $11010=1.42 \mathrm{k} \Omega$ <br> $11011=1.37 \mathrm{k} \Omega$ <br> $11100=1.32 \mathrm{k} \Omega$ <br> $11101=1.28 \mathrm{k} \Omega$ <br> $1110=1.23 \mathrm{k} \Omega$ <br> $11111=1.19 \mathrm{k} \Omega$ |

## ALS Down Delay

The ALS Down Delay Register adds additional average time delays for ALS changes in the backlight current during falling ALS input voltages. Code 00000 adds 3 extra average period delays on top of the 3 default delays ( 6 total). Code 11111 adds 34 extra average period delays.

Table 16. ALS Down Delay Register Description (Address 0x22)

| Bits [7:6] <br> Not Used | Bit [5] <br> ALS Fast startup Enable | Bits [4:0] Down Delay |
| :---: | :---: | :---: |
| N/A | $0=$ ALS Fast startup is Disabled <br> 1 = ALS Fast startup is Enabled (default) | $00000=6$ total Average Period delay for Down Delay Control (default) <br> $11111=34$ total Average Periods of Delay for Down Delay Control |

## ALS Configuration

The ALS Configuration register controls the ALS average times, the ALS enable bit, and the ALS input select.
Table 17. ALS Configuration Register Description (Address 0x23)

| Bits [7:6] <br> ALS Input Select | Bit [5:4] ALS Control | Bit 3 ALS Enable | Bits [2:0] <br> ALS Average Time |
| :---: | :---: | :---: | :---: |
| $00=$ Average of ALS1 and ALS2 is used to determine backlight current <br> 01 = Only the ALS1 input is used to determine backlight current (default) $10=$ Only the ALS2 input is used to determine the backlight current <br> 11 = The maximum of ALS1 and ALS2 is used to determine the backlight current | $00=$ Direct ALS Control. ALS inputs respond to up and down transitions (default) <br> $01=$ This setting is for a future mode. <br> 1X = Down Delay Control. Extra delays of $3 \times \mathrm{t}_{\text {AVE }}$ to $34 \times \mathrm{t}_{\text {AVE }}$ are added for down transitions, before the new backlight target is programmed. (see Down Delay section). | $\begin{aligned} & 0=\text { ALS is disabled (default) } \\ & 1=A L S \text { is enabled } \end{aligned}$ | $\begin{aligned} & 000=17.92 \mathrm{~ms} \\ & 001=35.84 \mathrm{~ms} \\ & 010=71.68 \mathrm{~ms} \\ & 011=143.36 \mathrm{~ms} \\ & 100=286.72 \mathrm{~ms} \text { (default) } \\ & 101=573.44 \mathrm{~ms} \\ & 110=1146.88 \mathrm{~ms} \\ & 111=2293.76 \mathrm{~ms} \end{aligned}$ |

## ALS Zone Readback / Information

The ALS Zone Readback and ALS Zone Information Readback registers each contain information on the current ambient light brightness zone. The ALS Zone Readback register contains the ALS Zone after the averager and discriminator block and reflects both up and down changes in the ambient light brightness zone. The ALS Zone Information register reflects the contents of either the ALS Zone Readback register (with up and down transition). This register also includes a Zone Change bit (bit 3 ) which is written with a 1 each time the ALS zone changes. This bit is cleared upon read back of the ALS Zone Information register.

Table 18. ALS Zone Information Register Description (Address 0x24)

| Bits [7:4] <br> Not Used | Bit 3 Zone Change Bit | Bits [2:0] Brightness Zone |
| :---: | :---: | :---: |
| N/A | $0=$ No change in ALS Zone (default) 1 = There was a change in the ALS Zone since the last read of this register. This bit is cleared on read back. | $\begin{aligned} & 000=\text { Zone } 0(\text { default }) \\ & 001=\text { Zone } 1 \\ & 010=\text { Zone } 2 \\ & 011=\text { Zone } 3 \\ & 1 X X=\text { Zone } 4 \end{aligned}$ |

Table 19. ALS Zone Readback Register Description (Address 0x25)

| Bits [7:3] <br> Not Used |  | Bits [2:0] <br> Brightness Zone |
| :--- | :--- | :--- |
| N/A | $000=$ Zone 0 (default) |  |
|  | $001=$ Zone 1 |  |
|  | $010=$ Zone 2 |  |
|  | $011=$ Zone 3 |  |
|  | 1 XX $=$ Zone 4 |  |

## ALS Zone Boundaries

There are 4 ALS Zone Boundary registers which form the boundaries for the 5 Ambient Light Zones. Each Zone Boundary register is 8 bits with a maximum voltage of 2 V . This gives a step size for each Zone Boundary Register bit of:

$$
\begin{equation*}
\text { ZoneBoundaryLSB }=\frac{2 \mathrm{~V}}{255}=7.8 \mathrm{mV} \tag{7}
\end{equation*}
$$

[^1]| ALS Zone Boundary 1 Low (Address 0x63), default $=0 \times 66(800 \mathrm{mV})$ |
| :---: |
| ALS Zone Boundary 2 High (Address 0x64), default $=0 \times 1 \mathbf{1 2 6 2 . 7} \mathbf{~ m V})$ |
| ALS Zone Boundary 2 Low (Address 0x65), default $=0 \times 99(1200 \mathrm{mV})$ |
| ALS Zone Boundary 3 High (Address 0x66), default $=0 \times \mathrm{mC}(1725.5 \mathrm{mV})$ |
| ALS Zone Boundary 3 Low (Address 0x67), default $=0 \times \mathrm{CC}(1600 \mathrm{mV})$ |

## Zone Target Registers

There are 3 groups of Zone Target Registers (Control A, Control B, and Control C). The Zone Target registers have 2 functions. In Ambient Light Current control, they map directly to the corresponding ALS Zone. When the active ALS input lands within the programmed Zone, the backlight current is programmed to the corresponding zone target registers set point (see below).

|  | Control A Zone Target Register 0 maps directly to Zone 0 (Address 0x70) |
| :--- | :--- |
|  | Control A Zone Target Register 1 maps directly to Zone 1 (Address 0x71) |
|  | Control A Zone Target Register 2 maps directly to Zone 2 (Address 0x72) |
|  | Control A Zone Target Register 3 maps directly to Zone 3 (Address 0x73) |
|  | Control A Zone Target Register 4 maps directly to Zone 4 (Address 0x74) |
|  | Control B Zone Target Register 0 maps directly to Zone 0 (Address 0x75) |
|  | Control B Zone Target Register 1 maps directly to Zone 1 (Address 0x76) |
| Control B Zone Target Register 2 maps directly to Zone 2 (Address 0x77) |  |
| Control B Zone Target Register 3 maps directly to Zone 3 (Address 0x78) |  |
| Control B Zone Target Register 4 maps directly to Zone 4 (Address 0x79) |  |
|  | Control C Zone Target Register 0 maps directly to Zone 0 (Address 0x7A) |
| Control C Zone Target Register 1 maps directly to Zone 1 (Address 0x7B) |  |
| Control C Zone Target Register 2 maps directly to Zone 2 (Address 0x7C) |  |
| Control C Zone Target Register 3 maps directly to Zone 3 (Address 0x7D) |  |
| Control C Zone Target Register 4 maps directly to Zone 4 (Address 0x7E) |  |

In $I^{2} \mathrm{C}$ Current Control, any of the 5 Zone Target Registers for the particular Control Bank can be the LED brightness registers. This is set according to Control A, B, or C Brightness Configuration Registers (Bits [4:2]).

## APPLICATIONS INFORMATION

## Inductor Selection

The LM3532 is designed to work with a $10 \mu \mathrm{H}$ to $22 \mu \mathrm{H}$ inductor. When selecting the inductor, ensure that the saturation rating is high enough to accommodate the applications peak inductor current. The inductance value must also be large enough so that the peak inductor current is kept below the LM3532's switch current limit. See the Maximum Output Power Section for more details. Table 20 lists various inductors that can be used with the LM3532. The inductors with higher saturation currents are more suitable for applications with higher output currents or voltages (multiple strings). The smaller devices are geared toward single string applications with lower series LED counts.

Table 20. Inductors

| Manufacturer | Part Number | Value | Size | Current Rating | DC Resistance |
| :---: | :--- | :---: | :---: | :---: | :---: |
| TDK | VLS252010T-100M | $10 \mu \mathrm{H}$ | $2.5 \mathrm{~mm} \times 2$ <br> $\mathrm{~mm} \times 1 \mathrm{~mm}$ | 590 mA | $0.712 \Omega$ |
| TDK | VLS2012ET-100M | $10 \mu \mathrm{H}$ | $2 \mathrm{~mm} \times 2 \mathrm{~mm}$ <br> $\times 1.2 \mathrm{~mm}$ | 695 mA | $0.47 \Omega$ |
| TDK | VLF301512MT-100M | $10 \mu \mathrm{H}$ | $3.0 \mathrm{~mm} \times 2.5$ <br> $\mathrm{~mm} \times 1.2 \mathrm{~mm}$ | 690 mA | $0.25 \Omega$ |
| TDK | VLF4010ST-100MR80 | $10 \mu \mathrm{H}$ | $2.8 \mathrm{~mm} \times 3$ <br> $\mathrm{~mm} \times 1 \mathrm{~mm}$ | 800 mA | $0.25 \Omega$ |
| TDK | VLS252012T-100M | $10 \mu \mathrm{H}$ | $2.5 \mathrm{~mm} \times 2$ <br> $\mathrm{~mm} \times 1.2 \mathrm{~mm}$ | 810 mA | $0.63 \Omega$ |
| TDK | VLF3014ST-100MR82 | $10 \mu \mathrm{H}$ | $2.8 \mathrm{~mm} \times 3$ <br> $\mathrm{~mm} \times 1.4 \mathrm{~mm}$ | 820 mA | $0.25 \Omega$ |
| TDK | VLF4014ST-100M1R0 | $10 \mu \mathrm{H}$ | $3.8 \mathrm{~mm} \times 3.6$ <br> $\mathrm{~mm} \times 1.4 \mathrm{~mm}$ | 1000 mA | $0.22 \Omega$ |
| Coilcraft | XPL2010-103ML | $10 \mu \mathrm{H}$ | $1.9 \mathrm{~mm} \times 2$ <br> $\mathrm{~mm} \times 1 \mathrm{~mm}$ | $2.95 \mathrm{~mm} \times$ <br> $2.95 \mathrm{~mm} \times 0.9$ <br> mm | 550 mA |
| Coilcraft | LPS3010-103ML | $10 \mu \mathrm{H}$ | $3.9 \mathrm{~mm} \times$ <br> $3.9 \mathrm{~mm} \times$ <br> 1.1 mm | 1000 mA | $0.56 \Omega$ |
| Coilcraft | LPS4012-103ML | $22 \mu \mathrm{H}$ | $3.9 \mathrm{~mm} \times 3.9$ <br> $\mathrm{~mm} \times 1.1 \mathrm{~mm}$ | 780 mA | $0.54 \Omega$ |
| Coilcraft | LPS4012-223ML | $10 \mu \mathrm{H}$ | $3.9 \mathrm{~mm} \times 3.9$ <br> $\mathrm{~mm} \times 1.7 \mathrm{~mm}$ | 1100 mA | $0.35 \Omega$ |
| Coilcraft | LPS4018-103ML | $22 \mu \mathrm{H}$ | $3.9 \mathrm{~mm} \times 3.9$ <br> $\mathrm{~mm} \times 1.7 \mathrm{~mm}$ | 700 mA | $0.2 \Omega$ |
| Coilcraft | LPS4018-223ML | $0.36 \Omega$ |  |  |  |

## Capacitor Selection

The LM3532's output capacitor has two functions: filtering of the boost converter's switching ripple, and to ensure feedback loop stability. As a filter, the output capacitor supplies the LED current during the boost converter's on time and absorbs the inductor's energy during the switch's off time. This causes a sag in the output voltage during the on time and a rise in the output voltage during the off time. Because of this, the output capacitor must be sized large enough to filter the inductor current ripple that could cause the output voltage ripple to become excessive. As a feedback loop component, the output capacitor must be at least $1 \mu \mathrm{~F}$ and have low ESR; otherwise, the LM3532's boost converter can become unstable. This requires the use of ceramic output capacitors. Table 21 lists part numbers and voltage ratings for different output capacitors that can be used with the LM3532.

Table 21. Input/Output Capacitors

| Manufacturer | Part Number | Value | Size | Rating | Description |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Murata | GRM21BR71H105KA12 | $1 \mu \mathrm{~F}$ | 0805 | 50 V |  |
| Murata | GRM188B31A225KE33 | $2.2 \mu \mathrm{~F}$ | 0805 | 10 V |  |
| TDK | C1608X5R0J225 | $2.2 \mu \mathrm{~F}$ | 0603 | 6.3 V | CIN |

## Diode Selection

The diode connected between SW and OUT must be a Schottky diode and have a reverse breakdown voltage high enough to handle the maximum output voltage in the application. Table 22 lists various diodes that can be used with the LM3532.

Table 22. Diodes

| Manufacturer | Part Number | Value | Size | Rating |
| :--- | :--- | :--- | :---: | :---: |
| Diodes Inc. | B0540WS | Schottky | SOD-323 | $40 \mathrm{~V} / 500 \mathrm{~mA}$ |
| Diodes Inc. | SDM20U40 | Schottky | SOD $-523(1.2 \mathrm{~mm} \times 0.8$ <br> $\mathrm{mm} \times 0.6 \mathrm{~mm})$ | $40 \mathrm{~V} / 200 \mathrm{~mA}$ |
| On Semiconductor | NSR0340V2T1G | Schottky | SOD $-523(1.2 \mathrm{~mm} \times 0.8$ <br> $\mathrm{mm} \times 0.6 \mathrm{~mm})$ | $40 \mathrm{~V} / 250 \mathrm{~mA}$ |
| On Semiconductor | NSR0240V2T1G | Schottky | SOD $-523(1.2 \mathrm{~mm} \times 0.8$ <br> $\mathrm{mm} \times 0.6 \mathrm{~mm})$ | $40 \mathrm{~V} / 250 \mathrm{~mA}$ |

## Layout Guidelines

The LM3532 contains an inductive boost converter which sees a high switched voltage (up to 40V) at the SW pin, and a step current (up to 1A) through the Schottky diode and output capacitor each switching cycle. The high switching voltage can create interference into nearby nodes due to electric field coupling ( $1=\mathrm{CdV} / \mathrm{dt}$ ). The large step current through the diode, and the output capacitor can cause a large voltage spike at the SW pin and the OVP pin due to parasitic inductance in the step current conducting path ( $\mathrm{V}=\mathrm{Ldl} / \mathrm{dt}$ ). Board layout guidelines are geared towards minimizing this electric field coupling and conducted noise. Figure 44 highlights these two noise generating components.


Figure 44. LM3532's Boost Converter Showing Pulsed Voltage at SW (High dV/dt) and Current Through Schottky and COUT (High dl/dt)

The following lists the main (layout sensitive) areas of the LM3532 in order of decreasing importance:

## Output Capacitor

- Schottky Cathode to COUT+
- COUT- to GND


## Schottky Diode

- SW Pin to Schottky Anode
- Schottky Cathode to COUT+


## Inductor

- SW Node PCB capacitance to other traces


## Input Capacitor

- CIN+ to IN pin
- CIN- to GND


## Output Capacitor Placement

The output capacitor is in the path of the inductor current discharge current. As a result, $\mathrm{C}_{\text {out }}$ sees a high current step from 0 to $I_{\text {PEAK }}$ each time the switch turns off and the Schottky diode turns on. Typical turn-off/turn-on times are around 5 ns. Any inductance along this series path from the cathode of the diode through $\mathrm{C}_{\text {out }}$ and back into the LM3532's GND pin will contribute to voltage spikes ( $\mathrm{V}_{\text {SPIKE }}=\mathrm{L}_{\mathrm{PX}} \times \mathrm{dl} / \mathrm{dt}$ ) at SW and OUT which can potentially over-voltage the SW pin, or feed through to GND. To avoid this, Cout+ must be connected as close as possible to the Cathode of the Schottky diode and Cout- must be connected as close as possible to the LM3532's GND bump. The best placement for Cout is on the same layer as the LM3532 so as to avoid any vias that will add extra series inductance (see Example Layouts).

## Schottky Diode Placement

The Schottky diode is in the path of the inductor current discharge. As a result the Schottky diode sees a high current step from 0 to $I_{\text {PEAK }}$ each time the switch turns off and the diode turns on. Any inductance in series with the diode will cause a voltage spike ( $\mathrm{V}_{\text {SPIKE }}=\mathrm{L}_{P X} \times \mathrm{d} / / \mathrm{dt}$ ) at SW and OUT which can potentially over-voltage the SW pin, or feed through to VOUT and through the output capacitor and into GND. Connecting the anode of the diode as close as possible to the SW pin and the cathode of the diode as close as possible to COUT+ will reduce the inductance ( $L_{P X}$ ) and minimize these voltage spikes (See Example Layouts).

## Inductor Placement

The node where the inductor connects to the LM3532's SW bump has 2 issues. First, a large switched voltage ( 0 to $\mathrm{V}_{\text {OUT }}+\mathrm{V}_{\text {F_schотткY }}$ ) appears on this node every switching cycle. This switched voltage can be capacitively coupled into nearby nodes. Second, there is a relatively large current (input current) on the traces connecting the input supply to the inductor and connecting the inductor to the SW bump. Any resistance in this path can cause large voltage drops that will negatively affect efficiency.
To reduce the capacitively coupled signal from SW into nearby traces, the SW bump to inductor connection must be minimized in area. This limits the PCB capacitance from SW to other traces. Additionally, other nodes need to be routed away from SW and not directly beneath. This is especially true for high impedance nodes that are more susceptible to capacitive coupling such as (SCL, SDA, HWEN, PWM, and possibly ASL1 and ALS2). A GND plane placed directly below SW will help isolate SW and dramatically reduce the capacitance from SW into nearby traces.

To limit the trace resistance of the VBATT to inductor connection and from the inductor to SW connection, use short, wide traces (see Example Layouts).

## Input Capacitor Selection and Placement

The input bypass capacitor filters the inductor current ripple, and the internal MOSFET driver currents during turn on of the power switch.
The driver current requirement can be a few hundred mA's with 5 ns rise and fall times. This will appear as high $\mathrm{dl} / \mathrm{dt}$ current pulses coming from the input capacitor each time the switch turns on. Close placement of the input capacitor to the $\mathbb{I N}$ pin and to the GND pin is critical since any series inductance between $\mathbb{I N}$ and $\mathrm{C}_{\mathbb{N N}^{+}}$or $\mathrm{C}_{\mathbb{N N}^{-}}$ and GND can create voltage spikes that could appear on the $\mathrm{V}_{\mathbb{I N}}$ supply line and in the GND plane.
Close placement of the input bypass capacitor at the input side of the inductor is also critical. The source impedance (inductance and resistance) from the input supply, along with the input capacitor of the LM3532, form a series RLC circuit. If the output resistance from the source $\left(\mathrm{R}_{\mathrm{S}}\right)$ is low enough the circuit will be underdamped and will have a resonant frequency (typically the case). Depending on the size of $\mathrm{L}_{s}$ the resonant frequency could occur below, close to, or above the LM3532's switching frequency. This can cause the supply current ripple to be:

- Approximately equal to the inductor current ripple when the resonant frequency occurs well above the LM3532's switching frequency;
- Greater then the inductor current ripple when the resonant frequency occurs near the switching frequency; or
- Less then the inductor current ripple when the resonant frequency occurs well below the switching frequency.

Figure 45 shows this series RLC circuit formed from the output impedance of the supply and the input capacitor. The circuit is re-drawn for the AC case where the $\mathrm{V}_{\text {IN }}$ supply is replaced with a short to GND and the LM3532 + Inductor is replaced with a current source ( $\Delta L_{\mathrm{L}}$ ).

Equation 1 is the criteria for an underdamped response. Equation 2 is the resonant frequency. Equation 3 is the approximated supply current ripple as a function of $\mathrm{L}_{\mathrm{S}}, \mathrm{R}_{\mathrm{S}}$, and $\mathrm{C}_{\mathrm{IN}}$.
As an example, consider a 3.6 V supply with $0.1 \Omega$ of series resistance connected to $\mathrm{C}_{\mathrm{IN}}$ through 50 nH of connecting traces. This results in an underdamped input filter circuit with a resonant frequency of 712 kHz . Since the switching frequency lies near to the resonant frequency of the input RLC network, the supply current is probably larger then the inductor current ripple. In this case, using equation 3 from Figure 45, the supply current ripple can be approximated as 1.68 times the inductor current ripple. Increasing the series inductance ( $\mathrm{L}_{\mathrm{s}}$ ) to 500 nH causes the resonant frequency to move to around 225 kHz and the supply current ripple to be approximately 0.25 times the inductor current ripple.

2. $f_{\text {RESONANT }}=\frac{1}{2 \pi \sqrt{L_{S} \times C_{I N}}}$
3. $\mathrm{I}_{\text {SUPPLYRIPPLE }} \approx \Delta \mathrm{I}_{\mathrm{L}} \times \frac{\frac{1}{2 \pi \times 500 \mathrm{kHz} \mathrm{\times C}_{\mathrm{IN}}}}{\sqrt{\mathrm{R}_{\mathrm{S}}{ }^{2}+\left(2 \pi \times 500 \mathrm{kHz} \times \mathrm{L}_{\mathrm{S}}-\frac{1}{\left.2 \pi \times 500 \mathrm{kHz} \mathrm{\times C}_{\mathrm{IN}}\right)^{2}}\right.}}$

Figure 45. Input RLC Network

## Example Layouts

The following figures show example layouts which apply the required (proper) layout guidelines. These figures should be used as guides for laying out the LM3532's boost circuit.


Figure 46. Layout Example \#1


Figure 47. Layout Example \#2

## REVISION HISTORY

Changes from Revision B (July 2012) to Revision C Page

- added "I $\mathrm{I}_{\text {fuLL_scale }}=20.2 \mathrm{~mA}$, Brightness Code $=0 x F F$ " to $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 5.5 \mathrm{~V}$ in conditions for Imatch .....  4
- Changed layout of National Data Sheet to TI format ..... 41
Changes from Revision C (March 2013) to Revision D Page
- Updated Output Configuration Register defaults: in col. 2 from " 00 " to " 1 X "; in col. 3 from " 00 " to " 01 ". ..... 28


## PACKAGING INFORMATION

| Orderable Device | Status <br> (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <br> (2) | Lead/Ball Finish | MSL Peak Temp <br> (3) | Op Temp ( ${ }^{\circ} \mathrm{C}$ ) | Device Marking <br> (4/5) | Samples |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LM3532TME-40A/NOPB | ACTIVE | DSBGA | YFQ | 16 | 250 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | SNAGCU | Level-1-260C-UNLIM |  | D34 | Samples |
| LM3532TMX-40A/NOPB | ACTIVE | DSBGA | YFQ | 16 | 3000 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | SNAGCU | Level-1-260C-UNLIM |  | D34 | Samples |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS \& no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details
TBD: The Pb-Free/Green conversion plan has not been defined
Pb-Free (RoHS): Tl's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb -Free (RoHS compatible) as defined above.
Green (RoHS \& no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed $0.1 \%$ by weight in homogeneous material)
${ }^{(3)}$ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
${ }^{(4)}$ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
${ }^{(5)}$ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a " $\sim$ " will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

Important Information and Disclaimer:The information provided on this page represents Tl's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION


*All dimensions are nominal

| Device | Package <br> Type | Package <br> Drawing | Pins | SPQ | Reel <br> Diameter <br> $(\mathbf{m m})$ | Reel <br> Width <br> $\mathbf{W 1}(\mathbf{m m})$ | A0 <br> $(\mathbf{m m})$ | B0 <br> $(\mathbf{m m})$ | K0 <br> $(\mathbf{m m})$ | P1 <br> $(\mathbf{m m})$ | W <br> $(\mathbf{m m})$ | Pin1 <br> Quadrant |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LM3532TME-40A/NOPB | DSBGA | YFQ | 16 | 250 | 178.0 | 8.4 | 1.85 | 2.01 | 0.76 | 4.0 | 8.0 | Q1 |
| LM3532TMX-40A/NOPB | DSBGA | YFQ | 16 | 3000 | 178.0 | 8.4 | 1.85 | 2.01 | 0.76 | 4.0 | 8.0 | Q1 |


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LM3532TME-40A/NOPB | DSBGA | YFQ | 16 | 250 | 210.0 | 185.0 | 35.0 |
| LM3532TMX-40A/NOPB | DSBGA | YFQ | 16 | 3000 | 210.0 | 185.0 | 35.0 |

## YFQ0016



D: $\operatorname{Max}=1.87 \mathrm{~mm}, \operatorname{Min}=1.81 \mathrm{~mm}$
$\mathrm{E}: \mathrm{Max}=1.77 \mathrm{~mm}, \mathrm{Min}=1.71 \mathrm{~mm}$

NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
B. This drawing is subject to change without notice.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to Tl's terms and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in Tl's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.
TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, Tl's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.
Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.
TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

| Products |  | Applications |  |
| :---: | :---: | :---: | :---: |
| Audio | www.ti.com/audio | Automotive and Transportation | www.ti.com/automotive |
| Amplifiers | amplifier.ti.com | Communications and Telecom | www.ti.com/communications |
| Data Converters | dataconverter.ti.com | Computers and Peripherals | www.ti.com/computers |
| DLP® Products | www.dlp.com | Consumer Electronics | www.ti.com/consumer-apps |
| DSP | dsp.ti.com | Energy and Lighting | www.ti.com/energy |
| Clocks and Timers | www.ti.com/clocks | Industrial | www.ti.com/industrial |
| Interface | interface.ti.com | Medical | www.ti.com/medical |
| Logic | logic.ti.com | Security | www.ti.com/security |
| Power Mgmt | power.ti.com | Space, Avionics and Defense | www.ti.com/space-avionics-defense |
| Microcontrollers | microcontroller.ti.com | Video and Imaging | www.ti.com/video |
| RFID | www.ti-rfid.com |  |  |
| OMAP Applications Processors | www.ti.com/omap | TI E2E Community | e2e.ti.com |
| Wireless Connectivity | www.ti.com/wirelessco |  |  |


[^0]:    Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
    Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

[^1]:    ALS Zone Boundary 0 High (Address 0x60), default = 0x35 ( 415.7 mV )
    ALS Zone Boundary 0 Low (Address 0x61), default $=0 \times 33$ ( 400 mV )

    ALS Zone Boundary 1 High (Address 0x62), default = 0x6A (831.4 mV)

