

# **Features**

- Output Power up to 30W
- Chip Enable with Soft-start
- Analog and PWM Dimming
- Peak Efficiency up to 97%
- Low Quiescent Current
- Switching Frequency Adjustable
- Support Buck/Boost/Sepic Topology
- Over Current Protection
- Over Voltage Protection
- Thermal Protection
- UVLO
- Tiny Pb-Free Packages :
- 40-Pin QFN6x6 and TSSOP-20

# Applications

- Home Lighting
- Automotive Lighting
- Monitor Backlighting

# **Typical Application Circuit**

Boost with Low Side Current Sense

# Description


The PAM2842 is a high power LED driver, capable of driving up to 10 high power LEDs in series. The PAM2842 supports buck, boost and sepic topology.

The PAM2842 features over current protection, over voltage protection, under voltage lockout and over temperature protection, which prevent the device from damage.

LED dimming can be done by using a PWM signal to the COMP pin.


The PAM2842 is available in 40-Pin QFN6x6 and TSSOP-20 packages.

#### Boost with High Side Current Sense






# **Typical Application Circuit**




Buck with High Side Current Sense






# **Block Diagram**





# Pin Configuration & Marking Information



Pin Number		Name	Description		
QFN 6x6-40	TSSOP-20				
1-6	1,2,3,4,10,11	PGND	Power Ground		
8	5	HVIN	Input		
9	6	EN	Chip Enable, Active High		
10	7	VDD-DR	Internal LDO Output		
12	8	RT	Frequency Adjustment Pin		
13	9	AGND	Analog Ground		
14	12	Sense-	Sense resistor -		
15	13	Sense+	Sense resistor +		
17	14	COMP	Compensation Node		
21	15	VDD_5V	Internal LDO Output		
23	16	OV	Over Voltage		
25-30	17,18,19	SW	Drain of Main Switch.		
7,11,16,18-20,22,24,31-40	20	NC	No Connect		



# **Absolute Maximum Ratings**

These are stress ratings only and functional operation is not implied. Exposure to absolute maximum ratings for prolonged time periods may affect device reliability. All voltages are with respect to ground.

Supply Voltage40V	Storage Temperature40°C to 125°C
Output Current1A	Maximum Junction Temperature150°C
I/O Pin Voltage RangeGND-0.3V to $V_{DD}$ +0.3V	Soldering Temperature

# **Recommended Operating Conditions**

# Thermal Information

Parameter	Symbol	Package	Maximum	Unit	
Thermal Resistance	٥	TSSOP	20		
(Junction to Case)	$\theta_{\rm JC}$	QFN 6mm*6mm	7.6*	°C/W	
Thermal Resistance	0	TSSOP	90	C/W	
(Junction to Ambient)	$\theta_{JA}$	QFN 6mm*6mm	18.1*		

\*The Exposed PAD must be soldered to a thermal land on the PCB.



# **Electrical Characteristic**

 $V_{EN} = V_{DD} = 24V$ , 1Wx10 LEDs,  $T_A = 25^{\circ}$ C, unless otherwise noted.

PARAMETER	Conditions	Min	Тур	Max	Units
Input Voltage Range		5.5		40	V
	ENA=high (no switching)		1	2	mA
	ENA =high (1M switching frequency)		6		mA
Quiescent Current	ENA =high (500k switching frequency)		3		mA
	ENA =high (200k switching frequency)		1.6		mA
	ENA =low		5	10	μA
Feedback Voltage, Low Side	V <sub>FB</sub> =V <sub>SENSE+</sub> -AGND, V <sub>SENSE-</sub> =AGND	95	100	105	mV
Feedback Voltage, High Side	V <sub>FB</sub> =V <sub>SENSE+</sub> - V <sub>SENSE-</sub>	95	100	105	mV
LED Current Line Regulation	I <sub>0</sub> =350mA		0.02		%/\
LED Current Load Regulation			1.0		%
	LDO Stage			,	,
VDD_5V	No switching	4.5	5	5.5	V
VDD_5V current_limit	No switching	14	74	90	mA
VDD_5V UVLO Threshold	No switching	3.7	4.0	4.3	V
VDD_5V UVLO Hysteresis	No switching		200		mV
VDD_DR	No switching	4.5	5	5.5	V
VDD_DR current_limit	No switching	14	50	90	mA
VDD_DR UVLO Threshold	No switching	3.7	4.0	4.3	V
VDD_DR UVLO Hysteresis	No switching		200		mV
	Switch Stage	-1	1	1	
Switch Rdson	VDD_5V=5V		0.1		Ω
Switch Current Limit			3.5		A
Switch Leakage Current			50		μA
RT Voltage	R <sub>RT</sub> =71kΩ	1.1	1.2	1.3	V
	R <sub>RT</sub> =30kΩ	800k	1M	1.2M	Hz
Switching Frequency*	R <sub>RT</sub> =71kΩ	400	500	600	kHz
	R <sub>RT</sub> =180kΩ	160	200	240	kHz
	F <sub>sw</sub> =1MHz		10		%
Min Duty Cycle	F <sub>sw</sub> =500kHz		5		%
	F <sub>sw</sub> =200kHz		2.5		%
Marc Data Or 1	Low Side Sense		95		%
Max Duty Cycle	High Side Sense		100		%
Vc Source Current	Feedback voltage=0		30		μA
Vc Sink Current	Feedback voltage=0		30		μA

\* Switching Frequency  $F_{SW} = \frac{10^{-2}}{24 \times (R_{RT} + 12k)}$ , reference value




# **Electrical Characteristic**

 $V_{EN}=V_{DD}=24V$ , 1Wx10 LEDs,  $T_{A}=25^{\circ}C$ , unless otherwise noted.


PARAMETER	Conditions	Min	Тур	Max	Units	
	Fault Protection	·	•		·	
OV threshold Voltage		1.1	1.2	1.3	V	
OV Hysteresis			70		mV	
Thermal-Shutdown			150		°C	
Thermal-Shutdown Hysteresis			30		°C	
Control Interface						
EN High		1.5			V	
EN Low				0.4	V	




**Typical Performance Characteristic** Boost mode,  $V_{EN}=V_{DD}=24V$ , 3W LED, Fsw=200kHz,  $T_{A}=25^{\circ}$ C, unless otherwise noted.



3. Quiescent Current vs Input Voltage






Power Analog Microelectronics, Inc




2. Shutdown Current vs Input Voltage

4. Output Current vs Input Voltage (10X3W LEDs)





# **Typical Performance Characteristic** Fsw=300kHz, $T_A=25^{\circ}C$ , unless otherwise noted.





www.poweranalog.com



# **Application Information**

#### **Topology Selection**

When maximum power supply voltage is below than minimum load voltage, select the boost topology. When minimum power supply voltage is high than maximum load voltage, select buck topology. When load voltage range is small and between the power supply voltage, select sepic topology.

#### Table-1: Voltage condition Vs Topology

Condition	Topology
Vin <sub>max</sub> < Vo <sub>min</sub>	Boost
Vin <sub>min</sub> > Vo <sub>max</sub>	Buck
$Vo \subset Vin$	Sepic

#### Inductor Selection

The inductance, peak current rating, series resistance, and physical size should all be considered when selecting an inductor. These factors affect the converter's operating mode, efficiency, maximum output load capability, transient response time, output voltage ripple, and cost.

The maximum output current, input voltage, output voltage, and switching frequency determine the inductor value. Large inductance can minimizes the current ripple, and therefore reduces the peak current, which decreases core losses in the inductor and I2R losses in the entire power path. However, large inductor values also require more energy storage and more turns of wire, which increases physical size and I2R copper losses in the inductor. Low inductor values decrease the physical size, but increase the current ripple and peak current. Finding the best inductor involves the compromises among circuit efficiency, inductor size, and cost.

When choosing an inductor, the first step is to determine the operating mode: continuous conduction mode (CCM) or discontinuous conduction mode (DCM). When CCM mode is chosen, the ripple current and the peak current of the inductor can be minimized. If a small-size inductor is required, DCM mode can be chosen. In DCM mode, the inductor value and size can be minimized but the inductor ripple current and peak current are higher than those in CCM.

#### Power Analog Microelectronics, Inc

For the large power application, if chose DCM, the peak current will be very large, it will have great electrical stress on the components, so we chose CCM.

When work in CCM mode, a reasonable ripple current is chosen to

$$\Delta I_{L}=0.4I_{L}$$

For the boost topology,

$$I_{L} = \frac{I_{O}}{1 - D}$$
$$D = \frac{V_{O} - V_{IN}}{V_{O}}$$
$$\Delta I_{L} = \frac{V_{IN}(V_{O} - V_{IN})}{L EV}$$

D: duty cycle, lo: output current, F: switching frequency.

From above equation we can get the inductance:

$$L = \frac{2.5 V_{IN}^2 (V_O - V_{IN})}{F I_O V_O^2}$$

The inductor's current rating should be higher

than  $I_{L} + \frac{\Delta I_{L}}{2}$ 

For the buck topology,  $I_{L}=I_{0}$ 

$$\Delta I_{L} = \frac{(V_{IN} - V_{O})V_{O}}{1 \text{ EV}_{O}}$$

 $L = \frac{2.5V_{\scriptscriptstyle O}(V_{\scriptscriptstyle IN} - V_{\scriptscriptstyle O})}{FI_{\scriptscriptstyle O}V_{\scriptscriptstyle IN}}$ 

 $D = \frac{V_0}{V_0}$ 

so

For the sepic topology, L1=L2

$$I_{L1} = I_0 \frac{D}{1 - D}$$
$$I_{L2} = I_0$$
$$D = \frac{V_0}{V_{IN} + V_0}$$



$$\Delta I_{L} = \frac{V_{IN}V_{O}}{LF(V_{IN} + V_{O})}$$

 $\Delta I_{L}=0.4I_{L1}$ 

Chose

so

$$L = \frac{2.5 V_{IN}^2}{F I_0 (V_{IN} + V_0)}$$

#### **Capacitor Selection**

An input capacitor is required to reduce the input ripple and noise for proper operation of the PAM2842. For good input decoupling, Low ESR (equivalent series resistance) capacitors should be used at the input. At least  $10\mu$ F input capacitor is recommended for most applications. And close the IC Vin-Pin we should add a bypass capacitor, usually use a  $1\mu$ F capacitor.

A minimum output capacitor value of 10µF is recommended under normal operating conditions, while a 22µF or higher capacitor may be required for higher power LED current. A reasonable value of the output capacitor depends on the LED current. The total output voltage ripple has two components: the capacitive ripple caused by the charging and discharging on the output capacitor, and the ohmic ripple due to the capacitor's equivalent series resistance. The ESR of the output capacitor is the important parameter to determine the output voltage ripple of the converter, so low ESR capacitors should be used at the output to reduce the output voltage ripple. The voltage rating and temperature characteristics of the Output capacitor must also be considered. So a value of 10µF, 50V voltage rating capacitor is chosen.

Consider from discharge aspect:  $Ix\Delta t=Cx\Delta V$ 

In boost and sepic topology,  $C_{O} = \frac{I_{O}D}{FV_{O(DD),C}}$ 

In buck topology,  $C_{O} = \frac{I_{O}(1-D)}{FV_{RIPPLE}}$ 

V<sub>RIPPLE</sub>: Output voltage allowable ripple.

Consider from equivalent series resistance:

In sepic topology, there is a series capacitor Cs between L1 and L2 (see application schematic), it flows the current:

$$I_{\rm Cs(RMS)} = I_{\rm O} \sqrt{\frac{V_{\rm O}}{V_{\rm IN}}}$$

#### Power Analog Microelectronics, Inc

The ripple voltage is

$$\Delta V_{Cs} = \frac{I_0 D}{FC_s}$$

The voltage rating must be higher than input voltage.

Because the Cs capacitor will flow the large RMS current, so this topology is suitable for small power application.

#### **Diode Selection**

PAM2842 is a high switching frequency converter which demands high speed rectifier. It's indispensable to use a Schottky diode rated at 3A, 40V with the PAM2842. Using a Schottky diode with a lower forward voltage drop is better to improve the power LED efficiency.

In boost topology, the voltage rating should be higher than Vout and in buck topology, the voltage rating higher than Vin, the peak current is

$$I_{\text{DMAX}} = I_{\text{L}} + \frac{\Delta I_{\text{L}}}{2}$$

in sepic topology, the voltage rating should be higher than Vin+Vout, the peak current is

The average current of the diode equals to lo.

#### Work frequency selection

PAM2842 working frequency is decided by resistor connect to the RT pin, it can be calculated by follow equation:

$$F_{SW} = \frac{10^{12}}{24 \times (RT + 12K)} (Hz)$$

From the equations, we can see when working frequency is high, the inductance can be small. It's important in some size limit application. But we should know when the working frequency is higher, the switching loss is higher too. We must pay attention to thermal dissipation in this application.

#### Methods for Setting LED Current

There are two methods for setting and adjusting the LED current:

- 1) Rsense only
- 2) PWM signal with external components
  - a) Use the COMP pin
  - b) Use the Sense pin



# • Method 1: LED Current Setting with Resistor Rsense

The most basic means of setting the LED current is connecting a resistor between Rsense+ and Rsense-. The LED current is decided by ISET Resistor Rsense.

 $I_{\text{LED}}$  =0.1/  $R_{\text{sense}}$ 

For flowing the large current, must pay attention to power dissipation on the resistor.

Rsense has two position to select: high side current sense and low side current sense. In buck topology it just has high side current sense. In other topology we recommend use low side current sense for easier PCB layout.

# • Method 2: LED Current Setting with PWM Signal Using COMP Pin

This circuit uses resistor Rsense to set the on state current and the average LED current, then proportional to the percentage of off-time when the COMP pin is logic high. Here use a invert component 2N7002 (Q1) to isolate and invert the PWM signal (See Figure 1).




Figure 1. PWM Dimming Use COMP Pin

Average LED current is approximately equal to:

$$I_{AVG} = \frac{T_{OFF}I_{LED}}{T_{ON} + T_{OFF}}$$

Also, the recommended PWM frequency is between 100Hz and 200Hz.

Frequency <100Hz can cause the LEDs to blink visibly. As the COMP pin connects to a capacitor, it needs rise time. If frequency >200Hz, the average LED current will have a large error when duty cycle is small (<50%).


## Power Analog Microelectronics, Inc

It maybe generate the audible noise in this dimming condition.


# • Method 3: LED Current Setting with PWM Signal using Sense Pin

This method is turn PWM signal to DC voltage, the output current can be adjusted. Because the LED current is a adjustable DC value, it will cause LED color drift.

Low side current sense and high side current sense circuit is different. Please see Figure 2 and 3. It use the internal reference voltage, so PWM dimming signal voltage is not considered, just meet the request of the MOSFET driving voltage.



#### Figure 2. PWM Dimming Use Sense Pin in Low Side Current Sense



#### Figure 3. PWM Dimming Use Sense Pin in High Side Current Sense

The RC filter (R1,R2,C1,C2) value is decided by dimming frequency, the divider resistor (R3,R4) is decided by dimming range.

Because final adjusted is a DC value, this method can avoid audible noise effectively and achieve better EMI performance than the second method.



# **PAM2842** High Power LED Driver

#### Setting the Output Limit Voltage

The OV pin is connected to the center tap of a resistive voltage divider from the high-voltage output to ground (see application schematic).

$$V_{\text{OUT-Limit}} = V_{\text{OV}} (1 + \frac{R_{\text{UP}}}{R_{\text{DOWN}}})$$

The recommend procedure is to choose R3 =360K and R4 =12K to set Vout\_limit =37.2V.

In boost and sepic circuit, when LED open or no load, the circuit will have no feedback, if no other measure be taken the switch voltage will be very high and damage the switch, so this OV pin must be set carefully.

In buck circuit, the switch voltage is always small than input voltage, so the OV pin setting is not important in this condition.

This OV pin is used to limit output voltage to avoid breakdown of the switch other than to regulate output voltage. The setting value must keep the switch voltage below 40V.

In sepic circuit, one must notice that the switch voltage equals Vin+Vo.

This OV pin has a hysteresis voltage detect function, not latch-up function, so output voltage will have a overshoot when no load or load working voltage is high than setting limit voltage. If the component parameter not match appropriately, the overshoot voltage will be too high and can demage the switch.

Several methods can decrease the overshoot voltage:

(1) Add a small capacitor (<100pF) parallel with the up divider resistor (See Figure 4).

(2) Use external zener to clamp the output peak voltage (See Figure 5).




Figure 4: add forward capacitor

**Power Analog Microelectronics, Inc** 

# COMP Q R T

Figure 5: Use External Zener

Note: The output limit voltage must be set higher than working output voltage by a proper value, or it will work abnormal in low temperature or some other conditions.

#### **Short LED Function**

PAM2842 is a constant current driver. When one or more LED shorted, the circuit will still work, the output voltage is decided by LED numbers. In boost topology, make sure the output voltage is higher than input voltage; otherwise the unlimited current will directly go through supply to LED and damage the LED.

#### **Power Dissipation**

As PAM2842 integrates a power MOSFET, the power dissipation must be considered. To a MOSFET the power loss includes 5 sections, turn on loss, turn off loss, conduction loss, drive loss and output capacitor Coss loss.

$$\begin{split} P_{turn-on} &= \frac{1}{2} I_{turn-on} V_{OUT} T_r f \\ P_{turn-off} &= \frac{1}{2} I_{turn-off} V_{OUT} T_r f \\ P_{RDson} &= I_{RMS}^2 R_{DSon} \\ P_{Drive} &= Q_g U_{Drive} f \\ P_{Coss} &= \frac{1}{2} C_{OSS} V_{OUT}^2 f \\ P_{Switch} &= P_{turn-on} + P_{turn-off} + P_{RDSon} + P_{drive} + P_{Coss} \\ \Delta T &= \theta_{ia} P_{switch} \end{split}$$

Tr: switch rise time. Tf: switch fall time.  $U_{Drive}$ : gate drive voltage.  $\theta$  ja is relative with IC package, heat-sink area and air flow condition etc.



Above description does not consider the IC control power, so the total power will be more than calculated value.

PAM2842 has over-temperature protection. When junction temperature is over 150°C, it will shut down and auto restart when junction temperature decrease below 120°C.

In high temperature circumstance application, one must pay attention to heat dissipation, or it will shut down and restart. It is recommended to use external heat-sink and placed near to the IC surface.

#### **PCB Layout Guidelines**

Careful PCB layout is important for normal operation. Use the following guidelines for good PCB layout: (BOOST)

1) Minimize the area of the high current switching loop of the rectifier diode and output capacitor to avoid excessive switching noise.

2) Connect high-current input and output components with short and wide connections. The high-current input loop goes from the positive terminal of the input capacitor to the inductor and the SW pin. The high-current output loop is from the positive terminal of the input capacitor through the inductor, rectifier diode, and positive terminal of the output capacitors, reconnecting between the output capacitor and input capacitor ground terminals. Avoid using vias in the highcurrent paths. If vias are unavoidable, use multiple vias in parallel to reduce resistance and inductance.

3) Create a ground island (PGND) consisting of

the input and output capacitor ground and PGND pin. Connect all these together with short, wide traces or a small ground plane. Maximizing the width of the power ground traces improves efficiency and reduces output-voltage ripple and noise spikes. Create an analog ground island (AGND) consisting of the output voltage detection-divider ground connection, the Sensepin connection, VCC-5V and VCC-driver capacitor connections. Connect the device's exposed backside pad to PGND. Make sure no other connections between these separate ground planes.


4) Place the output voltage setting-divider resistors as close to the OV pin as possible. The divider's center trace should be kept short. Avoid running the sensing traces near SW Pin.

5) Place the VIN pin bypass capacitor as close to the device as possible. The ground connection of the VIN bypass capacitor should be connected directly to GND pins with a wide trace.

6) Minimize the size of the SW node while keeping it wide and short. Keep the SW node away from the feedback node. If possible, avoid running the SW node from one side of the PCB to the other.


7) For the good thermal dissipation, PAM2842 has a heat dissipate pad in the bottom side, it should be soldered to PCB surface. As the copper area cannot be large in the component side, we can use multiple vias connecting to other side of the PCB.

8) Refer to the example of a PAM2842 Evaluation board layout below.



#### TSSOP-20 BOOST

QFN6x6-40 BOOST



#### **PCB Layout Example**



# **Ordering Information**

# PAM2842 X X X


—— Shipping —— Number of Pin

— Package Type

Part Number	Package	Shipping		
PAM2842RGR	TSSOP-20	1,000 units/Tape & Reel		
PAM2842TJR	QFN6X6-40	1,000 units/Tape & Reel		



**Outline Dimensions** 



OTWIDOL			100 0 1.	OTMBOL			101/ 0 1.	
А	-	-	1.20	b	0.19	-	0.30	
A1	0.025	-	0.100	b1	0.19	0.22	0.25	
A2	0.80	0.90	1.05	С	0.09	-	0.20	
D	6.4	6.5	6.6	c1	0.09	-	0.16	
E1	4.3	4.4	4.5	θ	0°	-	8°	
E	6.2	6.4	6.6	L1	1.0 REF			
L	0.45	0.60	0.75	е	0.65 BSC			
R	0.09	-	-	N	20			
R1	0.09	-	-					

#### Notes

- 1. AU DIMENSIONS ARE IN MILLIMETERS (ANGLES IN DEGREES).
- 2. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M-1994.
- A DIMENSION 'D' DOES NOT INCLUDE MOLD FLASH ,PROTRUSIONS OR GATE BURRS.
- 🛦 DIMENSION 'E1' DOES NOT INCLUDE INTERNAL FLASH OR PROTUSION.
- A DIMENSION 'b' DOES NOT INCLUDE DAMBAR PROTRUSION.
- A 'N' IS THE MAXIMUM NUMBER OF LEAD TERMINAL POSITIONS FOR THE SPECIFIED PACKAGE LENGTH.

- ▲ CRUSS SECTION B-B TO BE DETERMINED AT 0.10 TO 0.25MM FROM THE LEAD TIP.
  8. EXPOSED PAD WILL BE DEPEND ON THE PAD SIZE OF THE L/F



Outline Dimensions QFN 6X6 -40

